mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-02 10:36:45 +07:00
fb8fa94319
Patch works around the below silicon errata: During LCDC initialization, there is the potential for a FIFO underflow condition to occur. A FIFO underflow condition occurs when the input FIFO is completely empty and the LCDC raster controller logic that drives data to the output pins attempts to fetch data from the FIFO. When a FIFO underflow condition occurs, incorrect data will be driven out on the LCDC data pins. Software should poll the FUF bit field in the LCD_STAT register to check if an error condition has occurred or service the interrupt if FUF_EN is enabled when FUF occurs. If the FUF bit field has been set to 1, this will indicate an underflow condition has occurred and then the software should execute a reset of the LCDC via the LPSC. This problem may occur if the LCDC FIFO threshold size (LCDDMA_CTRL[TH_FIFO_READY]) is left at its default value after reset. Increasing the FIFO threshold size will reduce or eliminate underflows. Setting the threshold size to 256 double words or larger is recommended. Above issue is described in section 2.1.3 of silicon errata http://www.ti.com/lit/er/sprz313e/sprz313e.pdf Signed-off-by: Rajashekhara, Sudhakar <sudhakar.raj@ti.com> Signed-off-by: Manjunathappa, Prakash <prakash.pm@ti.com> Signed-off-by: Florian Tobias Schandinat <FlorianSchandinat@gmx.de>
108 lines
2.2 KiB
C
108 lines
2.2 KiB
C
/*
|
|
* Header file for TI DA8XX LCD controller platform data.
|
|
*
|
|
* Copyright (C) 2008-2009 MontaVista Software Inc.
|
|
* Copyright (C) 2008-2009 Texas Instruments Inc
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
* kind, whether express or implied.
|
|
*/
|
|
|
|
#ifndef DA8XX_FB_H
|
|
#define DA8XX_FB_H
|
|
|
|
enum panel_type {
|
|
QVGA = 0
|
|
};
|
|
|
|
enum panel_shade {
|
|
MONOCHROME = 0,
|
|
COLOR_ACTIVE,
|
|
COLOR_PASSIVE,
|
|
};
|
|
|
|
enum raster_load_mode {
|
|
LOAD_DATA = 1,
|
|
LOAD_PALETTE,
|
|
};
|
|
|
|
struct display_panel {
|
|
enum panel_type panel_type; /* QVGA */
|
|
int max_bpp;
|
|
int min_bpp;
|
|
enum panel_shade panel_shade;
|
|
};
|
|
|
|
struct da8xx_lcdc_platform_data {
|
|
const char manu_name[10];
|
|
void *controller_data;
|
|
const char type[25];
|
|
void (*panel_power_ctrl)(int);
|
|
};
|
|
|
|
struct lcd_ctrl_config {
|
|
const struct display_panel *p_disp_panel;
|
|
|
|
/* AC Bias Pin Frequency */
|
|
int ac_bias;
|
|
|
|
/* AC Bias Pin Transitions per Interrupt */
|
|
int ac_bias_intrpt;
|
|
|
|
/* DMA burst size */
|
|
int dma_burst_sz;
|
|
|
|
/* Bits per pixel */
|
|
int bpp;
|
|
|
|
/* FIFO DMA Request Delay */
|
|
int fdd;
|
|
|
|
/* TFT Alternative Signal Mapping (Only for active) */
|
|
unsigned char tft_alt_mode;
|
|
|
|
/* 12 Bit Per Pixel (5-6-5) Mode (Only for passive) */
|
|
unsigned char stn_565_mode;
|
|
|
|
/* Mono 8-bit Mode: 1=D0-D7 or 0=D0-D3 */
|
|
unsigned char mono_8bit_mode;
|
|
|
|
/* Invert line clock */
|
|
unsigned char invert_line_clock;
|
|
|
|
/* Invert frame clock */
|
|
unsigned char invert_frm_clock;
|
|
|
|
/* Horizontal and Vertical Sync Edge: 0=rising 1=falling */
|
|
unsigned char sync_edge;
|
|
|
|
/* Horizontal and Vertical Sync: Control: 0=ignore */
|
|
unsigned char sync_ctrl;
|
|
|
|
/* Raster Data Order Select: 1=Most-to-least 0=Least-to-most */
|
|
unsigned char raster_order;
|
|
|
|
/* DMA FIFO threshold */
|
|
int fifo_th;
|
|
};
|
|
|
|
struct lcd_sync_arg {
|
|
int back_porch;
|
|
int front_porch;
|
|
int pulse_width;
|
|
};
|
|
|
|
/* ioctls */
|
|
#define FBIOGET_CONTRAST _IOR('F', 1, int)
|
|
#define FBIOPUT_CONTRAST _IOW('F', 2, int)
|
|
#define FBIGET_BRIGHTNESS _IOR('F', 3, int)
|
|
#define FBIPUT_BRIGHTNESS _IOW('F', 3, int)
|
|
#define FBIGET_COLOR _IOR('F', 5, int)
|
|
#define FBIPUT_COLOR _IOW('F', 6, int)
|
|
#define FBIPUT_HSYNC _IOW('F', 9, int)
|
|
#define FBIPUT_VSYNC _IOW('F', 10, int)
|
|
|
|
#endif /* ifndef DA8XX_FB_H */
|
|
|