mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 09:05:12 +07:00
066f7e63b9
This patch adds power domain indices for RZ/G2M. Signed-off-by: Biju Das <biju.das@bp.renesas.com> Reviewed-by: Chris Paterson <chris.paterson2@renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
32 lines
907 B
C
32 lines
907 B
C
/* SPDX-License-Identifier: GPL-2.0
|
|
*
|
|
* Copyright (C) 2018 Renesas Electronics Corp.
|
|
*/
|
|
#ifndef __DT_BINDINGS_POWER_R8A774A1_SYSC_H__
|
|
#define __DT_BINDINGS_POWER_R8A774A1_SYSC_H__
|
|
|
|
/*
|
|
* These power domain indices match the numbers of the interrupt bits
|
|
* representing the power areas in the various Interrupt Registers
|
|
* (e.g. SYSCISR, Interrupt Status Register)
|
|
*/
|
|
|
|
#define R8A774A1_PD_CA57_CPU0 0
|
|
#define R8A774A1_PD_CA57_CPU1 1
|
|
#define R8A774A1_PD_CA53_CPU0 5
|
|
#define R8A774A1_PD_CA53_CPU1 6
|
|
#define R8A774A1_PD_CA53_CPU2 7
|
|
#define R8A774A1_PD_CA53_CPU3 8
|
|
#define R8A774A1_PD_CA57_SCU 12
|
|
#define R8A774A1_PD_A3VC 14
|
|
#define R8A774A1_PD_3DG_A 17
|
|
#define R8A774A1_PD_3DG_B 18
|
|
#define R8A774A1_PD_CA53_SCU 21
|
|
#define R8A774A1_PD_A2VC0 25
|
|
#define R8A774A1_PD_A2VC1 26
|
|
|
|
/* Always-on power area */
|
|
#define R8A774A1_PD_ALWAYS_ON 32
|
|
|
|
#endif /* __DT_BINDINGS_POWER_R8A774A1_SYSC_H__ */
|