mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-24 07:26:28 +07:00
be8454afc5
-----BEGIN PGP SIGNATURE----- iQIcBAABAgAGBQJdLMSbAAoJEAx081l5xIa+udkP/iWr8mw44tWYb8Wuzc/aR91v 02X/J4S9XTQttNn/1Gpq9ItTLMf0Gc08tk1wEBBHAWi/qGaGZS2al+rv0afeuuQa aFhQzioDi7K/YZt92iEJhdx7wVMyydICTg3INmYlSP7/FyzLp6gBQRGSJ1kX5mHZ qWsFZgUOH9V5evyB6fDMleDaqFOKfcwrD7XYwbOheL/HeYQSv5AYn3VBupBFQ76L 0hclI5VzZQ5V0nnqRTNDQVA9Yl6NTl+2eXTn5vuBtwKXEI6JJw8eihZp2oZDXqfS L441w7wGbkRPzN5kjMZjs1ToPMTlMveR5kL6Sc+o3DT/HmIr1odeaSDXR/93UOLd z0CRJ6xMC8h1ThLNHp8UgbxCKqIwYPsY2wVqjsJt7lDY5jma7Yv2YJ9ocYGHN/sO DVHcU6ugbwvuC5wZZtVZl5J4hjnBZwNRGSVK+iM0tkjalgdEuSFehXT7eQ8SphF/ yI5gD1xNEwGfZ4bvZ3u/QrDCcpUAgPIUYmxEa2tPJILQWOJ9O87yc0y9Z21k9Ef1 9yDqrFV3sPqC2xj/0ufZG/18+Yt99Ykg1jQE3RGDwD/59KAeqPbOvqTKyVODV9jE qje6ScSIc2G0713uss2bcaD3k+rCB5YL2JkKrk5OWW/T2+n9T+JFaiNh7dnSFFcU gBKyeY24OyCDMwXrby0K =SI+Y -----END PGP SIGNATURE----- Merge tag 'drm-next-2019-07-16' of git://anongit.freedesktop.org/drm/drm Pull drm updates from Dave Airlie: "The biggest thing in this is the AMD Navi GPU support, this again contains a bunch of header files that are large. These are the new AMD RX5700 GPUs that just recently became available. New drivers: - ST-Ericsson MCDE driver - Ingenic JZ47xx SoC UAPI change: - HDR source metadata property Core: - HDR inforframes and EDID parsing - drm hdmi infoframe unpacking - remove prime sg_table caching into dma-buf - New gem vram helpers to reduce driver code - Lots of drmP.h removal - reservation fencing fix - documentation updates - drm_fb_helper_connector removed - mode name command handler rewrite fbcon: - Remove the fbcon notifiers ttm: - forward progress fixes dma-buf: - make mmap call optional - debugfs refcount fixes - dma-fence free with pending signals fix - each dma-buf gets an inode Panels: - Lots of additional panel bindings amdgpu: - initial navi10 support - avoid hw reset - HDR metadata support - new thermal sensors for vega asics - RAS fixes - use HMM rather than MMU notifier - xgmi topology via kfd - SR-IOV fixes - driver reload fixes - DC use a core bpc attribute - Aux fixes for DC - Bandwidth calc updates for DC - Clock handling refactor - kfd VEGAM support vmwgfx: - Coherent memory support changes i915: - HDR Support - HDMI i2c link - Icelake multi-segmented gamma support - GuC firmware update - Mule Creek Canyon PCH support for EHL - EHL platform updtes - move i915.alpha_support to i915.force_probe - runtime PM refactoring - VBT parsing refactoring - DSI fixes - struct mutex dependency reduction - GEM code reorg mali-dp: - Komeda driver features msm: - dsi vs EPROBE_DEFER fixes - msm8998 snapdragon 835 support - a540 gpu support - mdp5 and dpu interconnect support exynos: - drmP.h removal tegra: - misc fixes tda998x: - audio support improvements - pixel repeated mode support - quantisation range handling corrections - HDMI vendor info fix armada: - interlace support fix - overlay/video plane register handling refactor - add gamma support rockchip: - RX3328 support panfrost: - expose perf counters via hidden ioctls vkms: - enumerate CRC sources list ast: - rework BO handling mgag200: - rework BO handling dw-hdmi: - suspend/resume support rcar-du: - R8A774A1 Soc Support - LVDS dual-link mode support - Additional formats - Misc fixes omapdrm: - DSI command mode display support stm - fb modifier support - runtime PM support sun4i: - use vmap ops vc4: - binner bo binding rework v3d: - compute shader support - resync/sync fixes - job management refactoring lima: - NULL pointer in irq handler fix - scheduler default timeout virtio: - fence seqno support - trace events bochs: - misc fixes tc458767: - IRQ/HDP handling sii902x: - HDMI audio support atmel-hlcdc: - misc fixes meson: - zpos support" * tag 'drm-next-2019-07-16' of git://anongit.freedesktop.org/drm/drm: (1815 commits) Revert "Merge branch 'vmwgfx-next' of git://people.freedesktop.org/~thomash/linux into drm-next" Revert "mm: adjust apply_to_pfn_range interface for dropped token." mm: adjust apply_to_pfn_range interface for dropped token. drm/amdgpu/navi10: add uclk activity sensor drm/amdgpu: properly guard the generic discovery code drm/amdgpu: add missing documentation on new module parameters drm/amdgpu: don't invalidate caches in RELEASE_MEM, only do the writeback drm/amd/display: avoid 64-bit division drm/amdgpu/psp11: simplify the ucode register logic drm/amdgpu: properly guard DC support in navi code drm/amd/powerplay: vega20: fix uninitialized variable use drm/amd/display: dcn20: include linux/delay.h amdgpu: make pmu support optional drm/amd/powerplay: Zero initialize current_rpm in vega20_get_fan_speed_percent drm/amd/powerplay: Zero initialize freq in smu_v11_0_get_current_clk_freq drm/amd/powerplay: Use memset to initialize metrics structs drm/amdgpu/mes10.1: Fix header guard drm/amd/powerplay: add temperature sensor support for navi10 drm/amdgpu: fix scheduler timeout calc drm/amdgpu: Prepare for hmm_range_register API change (v2) ...
463 lines
11 KiB
C
463 lines
11 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (C) 2013-2014 Red Hat
|
|
* Author: Rob Clark <robdclark@gmail.com>
|
|
*
|
|
* Copyright (c) 2014,2017 The Linux Foundation. All rights reserved.
|
|
*/
|
|
|
|
#include "adreno_gpu.h"
|
|
|
|
#define ANY_ID 0xff
|
|
|
|
bool hang_debug = false;
|
|
MODULE_PARM_DESC(hang_debug, "Dump registers when hang is detected (can be slow!)");
|
|
module_param_named(hang_debug, hang_debug, bool, 0600);
|
|
|
|
static const struct adreno_info gpulist[] = {
|
|
{
|
|
.rev = ADRENO_REV(2, 0, 0, 0),
|
|
.revn = 200,
|
|
.name = "A200",
|
|
.fw = {
|
|
[ADRENO_FW_PM4] = "yamato_pm4.fw",
|
|
[ADRENO_FW_PFP] = "yamato_pfp.fw",
|
|
},
|
|
.gmem = SZ_256K,
|
|
.inactive_period = DRM_MSM_INACTIVE_PERIOD,
|
|
.init = a2xx_gpu_init,
|
|
}, { /* a200 on i.mx51 has only 128kib gmem */
|
|
.rev = ADRENO_REV(2, 0, 0, 1),
|
|
.revn = 201,
|
|
.name = "A200",
|
|
.fw = {
|
|
[ADRENO_FW_PM4] = "yamato_pm4.fw",
|
|
[ADRENO_FW_PFP] = "yamato_pfp.fw",
|
|
},
|
|
.gmem = SZ_128K,
|
|
.inactive_period = DRM_MSM_INACTIVE_PERIOD,
|
|
.init = a2xx_gpu_init,
|
|
}, {
|
|
.rev = ADRENO_REV(2, 2, 0, ANY_ID),
|
|
.revn = 220,
|
|
.name = "A220",
|
|
.fw = {
|
|
[ADRENO_FW_PM4] = "leia_pm4_470.fw",
|
|
[ADRENO_FW_PFP] = "leia_pfp_470.fw",
|
|
},
|
|
.gmem = SZ_512K,
|
|
.inactive_period = DRM_MSM_INACTIVE_PERIOD,
|
|
.init = a2xx_gpu_init,
|
|
}, {
|
|
.rev = ADRENO_REV(3, 0, 5, ANY_ID),
|
|
.revn = 305,
|
|
.name = "A305",
|
|
.fw = {
|
|
[ADRENO_FW_PM4] = "a300_pm4.fw",
|
|
[ADRENO_FW_PFP] = "a300_pfp.fw",
|
|
},
|
|
.gmem = SZ_256K,
|
|
.inactive_period = DRM_MSM_INACTIVE_PERIOD,
|
|
.init = a3xx_gpu_init,
|
|
}, {
|
|
.rev = ADRENO_REV(3, 0, 6, 0),
|
|
.revn = 307, /* because a305c is revn==306 */
|
|
.name = "A306",
|
|
.fw = {
|
|
[ADRENO_FW_PM4] = "a300_pm4.fw",
|
|
[ADRENO_FW_PFP] = "a300_pfp.fw",
|
|
},
|
|
.gmem = SZ_128K,
|
|
.inactive_period = DRM_MSM_INACTIVE_PERIOD,
|
|
.init = a3xx_gpu_init,
|
|
}, {
|
|
.rev = ADRENO_REV(3, 2, ANY_ID, ANY_ID),
|
|
.revn = 320,
|
|
.name = "A320",
|
|
.fw = {
|
|
[ADRENO_FW_PM4] = "a300_pm4.fw",
|
|
[ADRENO_FW_PFP] = "a300_pfp.fw",
|
|
},
|
|
.gmem = SZ_512K,
|
|
.inactive_period = DRM_MSM_INACTIVE_PERIOD,
|
|
.init = a3xx_gpu_init,
|
|
}, {
|
|
.rev = ADRENO_REV(3, 3, 0, ANY_ID),
|
|
.revn = 330,
|
|
.name = "A330",
|
|
.fw = {
|
|
[ADRENO_FW_PM4] = "a330_pm4.fw",
|
|
[ADRENO_FW_PFP] = "a330_pfp.fw",
|
|
},
|
|
.gmem = SZ_1M,
|
|
.inactive_period = DRM_MSM_INACTIVE_PERIOD,
|
|
.init = a3xx_gpu_init,
|
|
}, {
|
|
.rev = ADRENO_REV(4, 2, 0, ANY_ID),
|
|
.revn = 420,
|
|
.name = "A420",
|
|
.fw = {
|
|
[ADRENO_FW_PM4] = "a420_pm4.fw",
|
|
[ADRENO_FW_PFP] = "a420_pfp.fw",
|
|
},
|
|
.gmem = (SZ_1M + SZ_512K),
|
|
.inactive_period = DRM_MSM_INACTIVE_PERIOD,
|
|
.init = a4xx_gpu_init,
|
|
}, {
|
|
.rev = ADRENO_REV(4, 3, 0, ANY_ID),
|
|
.revn = 430,
|
|
.name = "A430",
|
|
.fw = {
|
|
[ADRENO_FW_PM4] = "a420_pm4.fw",
|
|
[ADRENO_FW_PFP] = "a420_pfp.fw",
|
|
},
|
|
.gmem = (SZ_1M + SZ_512K),
|
|
.inactive_period = DRM_MSM_INACTIVE_PERIOD,
|
|
.init = a4xx_gpu_init,
|
|
}, {
|
|
.rev = ADRENO_REV(5, 3, 0, 2),
|
|
.revn = 530,
|
|
.name = "A530",
|
|
.fw = {
|
|
[ADRENO_FW_PM4] = "a530_pm4.fw",
|
|
[ADRENO_FW_PFP] = "a530_pfp.fw",
|
|
[ADRENO_FW_GPMU] = "a530v3_gpmu.fw2",
|
|
},
|
|
.gmem = SZ_1M,
|
|
/*
|
|
* Increase inactive period to 250 to avoid bouncing
|
|
* the GDSC which appears to make it grumpy
|
|
*/
|
|
.inactive_period = 250,
|
|
.quirks = ADRENO_QUIRK_TWO_PASS_USE_WFI |
|
|
ADRENO_QUIRK_FAULT_DETECT_MASK,
|
|
.init = a5xx_gpu_init,
|
|
.zapfw = "a530_zap.mdt",
|
|
}, {
|
|
.rev = ADRENO_REV(5, 4, 0, 2),
|
|
.revn = 540,
|
|
.name = "A540",
|
|
.fw = {
|
|
[ADRENO_FW_PM4] = "a530_pm4.fw",
|
|
[ADRENO_FW_PFP] = "a530_pfp.fw",
|
|
[ADRENO_FW_GPMU] = "a540_gpmu.fw2",
|
|
},
|
|
.gmem = SZ_1M,
|
|
/*
|
|
* Increase inactive period to 250 to avoid bouncing
|
|
* the GDSC which appears to make it grumpy
|
|
*/
|
|
.inactive_period = 250,
|
|
.quirks = ADRENO_QUIRK_LMLOADKILL_DISABLE,
|
|
.init = a5xx_gpu_init,
|
|
.zapfw = "a540_zap.mdt",
|
|
}, {
|
|
.rev = ADRENO_REV(6, 3, 0, ANY_ID),
|
|
.revn = 630,
|
|
.name = "A630",
|
|
.fw = {
|
|
[ADRENO_FW_SQE] = "a630_sqe.fw",
|
|
[ADRENO_FW_GMU] = "a630_gmu.bin",
|
|
},
|
|
.gmem = SZ_1M,
|
|
.inactive_period = DRM_MSM_INACTIVE_PERIOD,
|
|
.init = a6xx_gpu_init,
|
|
.zapfw = "a630_zap.mdt",
|
|
},
|
|
};
|
|
|
|
MODULE_FIRMWARE("qcom/a300_pm4.fw");
|
|
MODULE_FIRMWARE("qcom/a300_pfp.fw");
|
|
MODULE_FIRMWARE("qcom/a330_pm4.fw");
|
|
MODULE_FIRMWARE("qcom/a330_pfp.fw");
|
|
MODULE_FIRMWARE("qcom/a420_pm4.fw");
|
|
MODULE_FIRMWARE("qcom/a420_pfp.fw");
|
|
MODULE_FIRMWARE("qcom/a530_pm4.fw");
|
|
MODULE_FIRMWARE("qcom/a530_pfp.fw");
|
|
MODULE_FIRMWARE("qcom/a530v3_gpmu.fw2");
|
|
MODULE_FIRMWARE("qcom/a530_zap.mdt");
|
|
MODULE_FIRMWARE("qcom/a530_zap.b00");
|
|
MODULE_FIRMWARE("qcom/a530_zap.b01");
|
|
MODULE_FIRMWARE("qcom/a530_zap.b02");
|
|
MODULE_FIRMWARE("qcom/a630_sqe.fw");
|
|
MODULE_FIRMWARE("qcom/a630_gmu.bin");
|
|
|
|
static inline bool _rev_match(uint8_t entry, uint8_t id)
|
|
{
|
|
return (entry == ANY_ID) || (entry == id);
|
|
}
|
|
|
|
const struct adreno_info *adreno_info(struct adreno_rev rev)
|
|
{
|
|
int i;
|
|
|
|
/* identify gpu: */
|
|
for (i = 0; i < ARRAY_SIZE(gpulist); i++) {
|
|
const struct adreno_info *info = &gpulist[i];
|
|
if (_rev_match(info->rev.core, rev.core) &&
|
|
_rev_match(info->rev.major, rev.major) &&
|
|
_rev_match(info->rev.minor, rev.minor) &&
|
|
_rev_match(info->rev.patchid, rev.patchid))
|
|
return info;
|
|
}
|
|
|
|
return NULL;
|
|
}
|
|
|
|
struct msm_gpu *adreno_load_gpu(struct drm_device *dev)
|
|
{
|
|
struct msm_drm_private *priv = dev->dev_private;
|
|
struct platform_device *pdev = priv->gpu_pdev;
|
|
struct msm_gpu *gpu = NULL;
|
|
struct adreno_gpu *adreno_gpu;
|
|
int ret;
|
|
|
|
if (pdev)
|
|
gpu = platform_get_drvdata(pdev);
|
|
|
|
if (!gpu) {
|
|
dev_err_once(dev->dev, "no GPU device was found\n");
|
|
return NULL;
|
|
}
|
|
|
|
adreno_gpu = to_adreno_gpu(gpu);
|
|
|
|
/*
|
|
* The number one reason for HW init to fail is if the firmware isn't
|
|
* loaded yet. Try that first and don't bother continuing on
|
|
* otherwise
|
|
*/
|
|
|
|
ret = adreno_load_fw(adreno_gpu);
|
|
if (ret)
|
|
return NULL;
|
|
|
|
/* Make sure pm runtime is active and reset any previous errors */
|
|
pm_runtime_set_active(&pdev->dev);
|
|
|
|
ret = pm_runtime_get_sync(&pdev->dev);
|
|
if (ret < 0) {
|
|
pm_runtime_put_sync(&pdev->dev);
|
|
DRM_DEV_ERROR(dev->dev, "Couldn't power up the GPU: %d\n", ret);
|
|
return NULL;
|
|
}
|
|
|
|
mutex_lock(&dev->struct_mutex);
|
|
ret = msm_gpu_hw_init(gpu);
|
|
mutex_unlock(&dev->struct_mutex);
|
|
pm_runtime_put_autosuspend(&pdev->dev);
|
|
if (ret) {
|
|
DRM_DEV_ERROR(dev->dev, "gpu hw init failed: %d\n", ret);
|
|
return NULL;
|
|
}
|
|
|
|
#ifdef CONFIG_DEBUG_FS
|
|
if (gpu->funcs->debugfs_init) {
|
|
gpu->funcs->debugfs_init(gpu, dev->primary);
|
|
gpu->funcs->debugfs_init(gpu, dev->render);
|
|
}
|
|
#endif
|
|
|
|
return gpu;
|
|
}
|
|
|
|
static void set_gpu_pdev(struct drm_device *dev,
|
|
struct platform_device *pdev)
|
|
{
|
|
struct msm_drm_private *priv = dev->dev_private;
|
|
priv->gpu_pdev = pdev;
|
|
}
|
|
|
|
static int find_chipid(struct device *dev, struct adreno_rev *rev)
|
|
{
|
|
struct device_node *node = dev->of_node;
|
|
const char *compat;
|
|
int ret;
|
|
u32 chipid;
|
|
|
|
/* first search the compat strings for qcom,adreno-XYZ.W: */
|
|
ret = of_property_read_string_index(node, "compatible", 0, &compat);
|
|
if (ret == 0) {
|
|
unsigned int r, patch;
|
|
|
|
if (sscanf(compat, "qcom,adreno-%u.%u", &r, &patch) == 2 ||
|
|
sscanf(compat, "amd,imageon-%u.%u", &r, &patch) == 2) {
|
|
rev->core = r / 100;
|
|
r %= 100;
|
|
rev->major = r / 10;
|
|
r %= 10;
|
|
rev->minor = r;
|
|
rev->patchid = patch;
|
|
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
/* and if that fails, fall back to legacy "qcom,chipid" property: */
|
|
ret = of_property_read_u32(node, "qcom,chipid", &chipid);
|
|
if (ret) {
|
|
DRM_DEV_ERROR(dev, "could not parse qcom,chipid: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
rev->core = (chipid >> 24) & 0xff;
|
|
rev->major = (chipid >> 16) & 0xff;
|
|
rev->minor = (chipid >> 8) & 0xff;
|
|
rev->patchid = (chipid & 0xff);
|
|
|
|
dev_warn(dev, "Using legacy qcom,chipid binding!\n");
|
|
dev_warn(dev, "Use compatible qcom,adreno-%u%u%u.%u instead.\n",
|
|
rev->core, rev->major, rev->minor, rev->patchid);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int adreno_bind(struct device *dev, struct device *master, void *data)
|
|
{
|
|
static struct adreno_platform_config config = {};
|
|
const struct adreno_info *info;
|
|
struct drm_device *drm = dev_get_drvdata(master);
|
|
struct msm_drm_private *priv = drm->dev_private;
|
|
struct msm_gpu *gpu;
|
|
int ret;
|
|
|
|
ret = find_chipid(dev, &config.rev);
|
|
if (ret)
|
|
return ret;
|
|
|
|
dev->platform_data = &config;
|
|
set_gpu_pdev(drm, to_platform_device(dev));
|
|
|
|
info = adreno_info(config.rev);
|
|
|
|
if (!info) {
|
|
dev_warn(drm->dev, "Unknown GPU revision: %u.%u.%u.%u\n",
|
|
config.rev.core, config.rev.major,
|
|
config.rev.minor, config.rev.patchid);
|
|
return -ENXIO;
|
|
}
|
|
|
|
DBG("Found GPU: %u.%u.%u.%u", config.rev.core, config.rev.major,
|
|
config.rev.minor, config.rev.patchid);
|
|
|
|
priv->is_a2xx = config.rev.core == 2;
|
|
|
|
gpu = info->init(drm);
|
|
if (IS_ERR(gpu)) {
|
|
dev_warn(drm->dev, "failed to load adreno gpu\n");
|
|
return PTR_ERR(gpu);
|
|
}
|
|
|
|
dev_set_drvdata(dev, gpu);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void adreno_unbind(struct device *dev, struct device *master,
|
|
void *data)
|
|
{
|
|
struct msm_gpu *gpu = dev_get_drvdata(dev);
|
|
|
|
pm_runtime_force_suspend(dev);
|
|
gpu->funcs->destroy(gpu);
|
|
|
|
set_gpu_pdev(dev_get_drvdata(master), NULL);
|
|
}
|
|
|
|
static const struct component_ops a3xx_ops = {
|
|
.bind = adreno_bind,
|
|
.unbind = adreno_unbind,
|
|
};
|
|
|
|
static void adreno_device_register_headless(void)
|
|
{
|
|
/* on imx5, we don't have a top-level mdp/dpu node
|
|
* this creates a dummy node for the driver for that case
|
|
*/
|
|
struct platform_device_info dummy_info = {
|
|
.parent = NULL,
|
|
.name = "msm",
|
|
.id = -1,
|
|
.res = NULL,
|
|
.num_res = 0,
|
|
.data = NULL,
|
|
.size_data = 0,
|
|
.dma_mask = ~0,
|
|
};
|
|
platform_device_register_full(&dummy_info);
|
|
}
|
|
|
|
static int adreno_probe(struct platform_device *pdev)
|
|
{
|
|
|
|
int ret;
|
|
|
|
ret = component_add(&pdev->dev, &a3xx_ops);
|
|
if (ret)
|
|
return ret;
|
|
|
|
if (of_device_is_compatible(pdev->dev.of_node, "amd,imageon"))
|
|
adreno_device_register_headless();
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int adreno_remove(struct platform_device *pdev)
|
|
{
|
|
component_del(&pdev->dev, &a3xx_ops);
|
|
return 0;
|
|
}
|
|
|
|
static const struct of_device_id dt_match[] = {
|
|
{ .compatible = "qcom,adreno" },
|
|
{ .compatible = "qcom,adreno-3xx" },
|
|
/* for compatibility with imx5 gpu: */
|
|
{ .compatible = "amd,imageon" },
|
|
/* for backwards compat w/ downstream kgsl DT files: */
|
|
{ .compatible = "qcom,kgsl-3d0" },
|
|
{}
|
|
};
|
|
|
|
#ifdef CONFIG_PM
|
|
static int adreno_resume(struct device *dev)
|
|
{
|
|
struct platform_device *pdev = to_platform_device(dev);
|
|
struct msm_gpu *gpu = platform_get_drvdata(pdev);
|
|
|
|
return gpu->funcs->pm_resume(gpu);
|
|
}
|
|
|
|
static int adreno_suspend(struct device *dev)
|
|
{
|
|
struct platform_device *pdev = to_platform_device(dev);
|
|
struct msm_gpu *gpu = platform_get_drvdata(pdev);
|
|
|
|
return gpu->funcs->pm_suspend(gpu);
|
|
}
|
|
#endif
|
|
|
|
static const struct dev_pm_ops adreno_pm_ops = {
|
|
SET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend, pm_runtime_force_resume)
|
|
SET_RUNTIME_PM_OPS(adreno_suspend, adreno_resume, NULL)
|
|
};
|
|
|
|
static struct platform_driver adreno_driver = {
|
|
.probe = adreno_probe,
|
|
.remove = adreno_remove,
|
|
.driver = {
|
|
.name = "adreno",
|
|
.of_match_table = dt_match,
|
|
.pm = &adreno_pm_ops,
|
|
},
|
|
};
|
|
|
|
void __init adreno_register(void)
|
|
{
|
|
platform_driver_register(&adreno_driver);
|
|
}
|
|
|
|
void __exit adreno_unregister(void)
|
|
{
|
|
platform_driver_unregister(&adreno_driver);
|
|
}
|