mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-05 06:46:59 +07:00
c2791b8069
"msi_chip" isn't very descriptive, so rename it to "msi_controller". That tells a little more about what it does and is already used in device tree bindings. No functional change. [bhelgaas: changelog, change *only* the struct name so it's reviewable] Suggested-by: Bjorn Helgaas <bhelgaas@google.com> Signed-off-by: Yijing Wang <wangyijing@huawei.com> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
59 lines
2.0 KiB
C
59 lines
2.0 KiB
C
/*
|
|
* Keystone PCI Controller's common includes
|
|
*
|
|
* Copyright (C) 2013-2014 Texas Instruments., Ltd.
|
|
* http://www.ti.com
|
|
*
|
|
* Author: Murali Karicheri <m-karicheri2@ti.com>
|
|
*
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#define MAX_LEGACY_IRQS 4
|
|
#define MAX_MSI_HOST_IRQS 8
|
|
#define MAX_LEGACY_HOST_IRQS 4
|
|
|
|
struct keystone_pcie {
|
|
struct clk *clk;
|
|
struct pcie_port pp;
|
|
/* PCI Device ID */
|
|
u32 device_id;
|
|
int num_legacy_host_irqs;
|
|
int legacy_host_irqs[MAX_LEGACY_HOST_IRQS];
|
|
struct device_node *legacy_intc_np;
|
|
|
|
int num_msi_host_irqs;
|
|
int msi_host_irqs[MAX_MSI_HOST_IRQS];
|
|
struct device_node *msi_intc_np;
|
|
struct irq_domain *legacy_irq_domain;
|
|
|
|
/* Application register space */
|
|
void __iomem *va_app_base;
|
|
struct resource app;
|
|
};
|
|
|
|
/* Keystone DW specific MSI controller APIs/definitions */
|
|
void ks_dw_pcie_handle_msi_irq(struct keystone_pcie *ks_pcie, int offset);
|
|
u32 ks_dw_pcie_get_msi_addr(struct pcie_port *pp);
|
|
|
|
/* Keystone specific PCI controller APIs */
|
|
void ks_dw_pcie_enable_legacy_irqs(struct keystone_pcie *ks_pcie);
|
|
void ks_dw_pcie_handle_legacy_irq(struct keystone_pcie *ks_pcie, int offset);
|
|
int ks_dw_pcie_host_init(struct keystone_pcie *ks_pcie,
|
|
struct device_node *msi_intc_np);
|
|
int ks_dw_pcie_wr_other_conf(struct pcie_port *pp, struct pci_bus *bus,
|
|
unsigned int devfn, int where, int size, u32 val);
|
|
int ks_dw_pcie_rd_other_conf(struct pcie_port *pp, struct pci_bus *bus,
|
|
unsigned int devfn, int where, int size, u32 *val);
|
|
void ks_dw_pcie_setup_rc_app_regs(struct keystone_pcie *ks_pcie);
|
|
int ks_dw_pcie_link_up(struct pcie_port *pp);
|
|
void ks_dw_pcie_initiate_link_train(struct keystone_pcie *ks_pcie);
|
|
void ks_dw_pcie_msi_set_irq(struct pcie_port *pp, int irq);
|
|
void ks_dw_pcie_msi_clear_irq(struct pcie_port *pp, int irq);
|
|
void ks_dw_pcie_v3_65_scan_bus(struct pcie_port *pp);
|
|
int ks_dw_pcie_msi_host_init(struct pcie_port *pp,
|
|
struct msi_controller *chip);
|