mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-21 00:20:08 +07:00
983de5f971
The Boot and Power Management Processor (BPMP) is a co-processor found on Tegra SoCs. It is designed to handle the early stages of the boot process and offload power management tasks (such as clocks, resets, powergates, ...) as well as system control services. Compared to the ARM SCPI, the services provided by BPMP are message- based rather than method-based. The BPMP firmware driver provides the services to transmit data to and receive data from the BPMP. Users can also register a Message ReQuest (MRQ), for which a service routine will be run when a corresponding event is received from the firmware. A set of messages, called the BPMP ABI, are specified for a number of different services provided by the BPMP (such as clocks or resets). Based on work by Sivaram Nair <sivaramn@nvidia.com> and Joseph Lo <josephl@nvidia.com>. Signed-off-by: Thierry Reding <treding@nvidia.com>
26 lines
866 B
Plaintext
26 lines
866 B
Plaintext
menu "Tegra firmware driver"
|
|
|
|
config TEGRA_IVC
|
|
bool "Tegra IVC protocol"
|
|
depends on ARCH_TEGRA
|
|
help
|
|
IVC (Inter-VM Communication) protocol is part of the IPC
|
|
(Inter Processor Communication) framework on Tegra. It maintains the
|
|
data and the different commuication channels in SysRAM or RAM and
|
|
keeps the content is synchronization between host CPU and remote
|
|
processors.
|
|
|
|
config TEGRA_BPMP
|
|
bool "Tegra BPMP driver"
|
|
depends on ARCH_TEGRA && TEGRA_HSP_MBOX && TEGRA_IVC
|
|
help
|
|
BPMP (Boot and Power Management Processor) is designed to off-loading
|
|
the PM functions which include clock/DVFS/thermal/power from the CPU.
|
|
It needs HSP as the HW synchronization and notification module and
|
|
IVC module as the message communication protocol.
|
|
|
|
This driver manages the IPC interface between host CPU and the
|
|
firmware running on BPMP.
|
|
|
|
endmenu
|