mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
5b19b6c31c
The child nodes of a mdio bus are supposed to be ethernet PHYs, with a reg property. Make sure that's validated as well. Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com> Signed-off-by: Rob Herring <robh@kernel.org>
75 lines
1.7 KiB
YAML
75 lines
1.7 KiB
YAML
# SPDX-License-Identifier: GPL-2.0
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/net/mdio.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: MDIO Bus Generic Binding
|
|
|
|
maintainers:
|
|
- Andrew Lunn <andrew@lunn.ch>
|
|
- Florian Fainelli <f.fainelli@gmail.com>
|
|
- Heiner Kallweit <hkallweit1@gmail.com>
|
|
|
|
description:
|
|
These are generic properties that can apply to any MDIO bus. Any
|
|
MDIO bus must have a list of child nodes, one per device on the
|
|
bus. These should follow the generic ethernet-phy.yaml document, or
|
|
a device specific binding document.
|
|
|
|
properties:
|
|
$nodename:
|
|
pattern: "^mdio(@.*)?"
|
|
|
|
"#address-cells":
|
|
const: 1
|
|
|
|
"#size-cells":
|
|
const: 0
|
|
|
|
reset-gpios:
|
|
maxItems: 1
|
|
description:
|
|
The phandle and specifier for the GPIO that controls the RESET
|
|
lines of all PHYs on that MDIO bus.
|
|
|
|
reset-delay-us:
|
|
description:
|
|
RESET pulse width in microseconds. It applies to all PHY devices
|
|
and must therefore be appropriately determined based on all PHY
|
|
requirements (maximum value of all per-PHY RESET pulse widths).
|
|
|
|
patternProperties:
|
|
"^ethernet-phy@[0-9a-f]+$":
|
|
type: object
|
|
|
|
properties:
|
|
reg:
|
|
minimum: 0
|
|
maximum: 31
|
|
description:
|
|
The ID number for the PHY.
|
|
|
|
required:
|
|
- reg
|
|
|
|
examples:
|
|
- |
|
|
davinci_mdio: mdio@5c030000 {
|
|
compatible = "ti,davinci_mdio";
|
|
reg = <0x5c030000 0x1000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
reset-gpios = <&gpio2 5 1>;
|
|
reset-delay-us = <2>;
|
|
|
|
ethphy0: ethernet-phy@1 {
|
|
reg = <1>;
|
|
};
|
|
|
|
ethphy1: ethernet-phy@3 {
|
|
reg = <3>;
|
|
};
|
|
};
|