mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
14975cff5b
Add the needed DP PLL specific files to support display port interface on msm targets. The DP driver calls the DP PLL driver registration. The DP driver sets the link and pixel clock sources. Changes in v2: -- Update copyright markings on all relevant files. -- Use DRM_DEBUG_DP for debug msgs. Changes in v4: -- Update the DP link clock provider names Changes in V5: -- Addressed comments from Stephen Boyd, Rob clark. Changes in V6: -- Remove PLL as separate driver and include PLL as DP module -- Remove redundant clock parsing from PLL module and make DP as clock provider -- Map USB3 DPCOM and PHY IO using hardcoded register address and move mapping form parser to PLL module -- Access DP PHY modules from same base address using offsets instead of deriving base address of individual module from device tree. -- Remove dp_pll_10nm_util.c and include its functionality in dp_pll_10nm.c -- Introduce new data structures private to PLL module Changes in v7: -- Remove DRM_MSM_DP_PLL config from Makefile and Kconfig -- Remove set_parent from determin_rate API -- Remove phy_pll_vco_div_clk from parent list -- Remove flag CLK_DIVIDER_ONE_BASED -- Remove redundant cell-index property parsing Changes in v8: -- Unregister hardware clocks during driver cleanup Changes in v9: -- Remove redundant Kconfig option DRM_MSM_DP_10NM_PLL Changes in v10: -- Limit 10nm PLL function scope Signed-off-by: Chandan Uddaraju <chandanu@codeaurora.org> Signed-off-by: Vara Reddy <varar@codeaurora.org> Signed-off-by: Tanmay Shah <tanmay@codeaurora.org> Signed-off-by: Rob Clark <robdclark@chromium.org>
131 lines
3.5 KiB
Plaintext
131 lines
3.5 KiB
Plaintext
# SPDX-License-Identifier: GPL-2.0-only
|
|
|
|
config DRM_MSM
|
|
tristate "MSM DRM"
|
|
depends on DRM
|
|
depends on ARCH_QCOM || SOC_IMX5 || (ARM && COMPILE_TEST)
|
|
depends on OF && COMMON_CLK
|
|
depends on MMU
|
|
depends on INTERCONNECT || !INTERCONNECT
|
|
depends on QCOM_OCMEM || QCOM_OCMEM=n
|
|
select IOMMU_IO_PGTABLE
|
|
select QCOM_MDT_LOADER if ARCH_QCOM
|
|
select REGULATOR
|
|
select DRM_KMS_HELPER
|
|
select DRM_PANEL
|
|
select SHMEM
|
|
select TMPFS
|
|
select QCOM_SCM if ARCH_QCOM
|
|
select QCOM_COMMAND_DB if ARCH_QCOM
|
|
select WANT_DEV_COREDUMP
|
|
select SND_SOC_HDMI_CODEC if SND_SOC
|
|
select SYNC_FILE
|
|
select PM_OPP
|
|
help
|
|
DRM/KMS driver for MSM/snapdragon.
|
|
|
|
config DRM_MSM_GPU_STATE
|
|
bool
|
|
depends on DRM_MSM && (DEBUG_FS || DEV_COREDUMP)
|
|
default y
|
|
|
|
config DRM_MSM_REGISTER_LOGGING
|
|
bool "MSM DRM register logging"
|
|
depends on DRM_MSM
|
|
default n
|
|
help
|
|
Compile in support for logging register reads/writes in a format
|
|
that can be parsed by envytools demsm tool. If enabled, register
|
|
logging can be switched on via msm.reglog=y module param.
|
|
|
|
config DRM_MSM_GPU_SUDO
|
|
bool "Enable SUDO flag on submits"
|
|
depends on DRM_MSM && EXPERT
|
|
default n
|
|
help
|
|
Enable userspace that has CAP_SYS_RAWIO to submit GPU commands
|
|
that are run from RB instead of IB1. This essentially gives
|
|
userspace kernel level access, but is useful for firmware
|
|
debugging.
|
|
|
|
Only use this if you are a driver developer. This should *not*
|
|
be enabled for production kernels. If unsure, say N.
|
|
|
|
config DRM_MSM_HDMI_HDCP
|
|
bool "Enable HDMI HDCP support in MSM DRM driver"
|
|
depends on DRM_MSM && QCOM_SCM
|
|
default y
|
|
help
|
|
Choose this option to enable HDCP state machine
|
|
|
|
config DRM_MSM_DP
|
|
bool "Enable DisplayPort support in MSM DRM driver"
|
|
depends on DRM_MSM
|
|
default y
|
|
help
|
|
Compile in support for DP driver in MSM DRM driver. DP external
|
|
display support is enabled through this config option. It can
|
|
be primary or secondary display on device.
|
|
|
|
config DRM_MSM_DSI
|
|
bool "Enable DSI support in MSM DRM driver"
|
|
depends on DRM_MSM
|
|
select DRM_PANEL
|
|
select DRM_MIPI_DSI
|
|
default y
|
|
help
|
|
Choose this option if you have a need for MIPI DSI connector
|
|
support.
|
|
|
|
config DRM_MSM_DSI_PLL
|
|
bool "Enable DSI PLL driver in MSM DRM"
|
|
depends on DRM_MSM_DSI && COMMON_CLK
|
|
default y
|
|
help
|
|
Choose this option to enable DSI PLL driver which provides DSI
|
|
source clocks under common clock framework.
|
|
|
|
config DRM_MSM_DSI_28NM_PHY
|
|
bool "Enable DSI 28nm PHY driver in MSM DRM"
|
|
depends on DRM_MSM_DSI
|
|
default y
|
|
help
|
|
Choose this option if the 28nm DSI PHY is used on the platform.
|
|
|
|
config DRM_MSM_DSI_20NM_PHY
|
|
bool "Enable DSI 20nm PHY driver in MSM DRM"
|
|
depends on DRM_MSM_DSI
|
|
default y
|
|
help
|
|
Choose this option if the 20nm DSI PHY is used on the platform.
|
|
|
|
config DRM_MSM_DSI_28NM_8960_PHY
|
|
bool "Enable DSI 28nm 8960 PHY driver in MSM DRM"
|
|
depends on DRM_MSM_DSI
|
|
default y
|
|
help
|
|
Choose this option if the 28nm DSI PHY 8960 variant is used on the
|
|
platform.
|
|
|
|
config DRM_MSM_DSI_14NM_PHY
|
|
bool "Enable DSI 14nm PHY driver in MSM DRM (used by MSM8996/APQ8096)"
|
|
depends on DRM_MSM_DSI
|
|
default y
|
|
help
|
|
Choose this option if DSI PHY on 8996 is used on the platform.
|
|
|
|
config DRM_MSM_DSI_10NM_PHY
|
|
bool "Enable DSI 10nm PHY driver in MSM DRM (used by SDM845)"
|
|
depends on DRM_MSM_DSI
|
|
default y
|
|
help
|
|
Choose this option if DSI PHY on SDM845 is used on the platform.
|
|
|
|
config DRM_MSM_DSI_7NM_PHY
|
|
bool "Enable DSI 7nm PHY driver in MSM DRM (used by SM8150/SM8250)"
|
|
depends on DRM_MSM_DSI
|
|
default y
|
|
help
|
|
Choose this option if DSI PHY on SM8150/SM8250 is used on the
|
|
platform.
|