mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-22 12:54:09 +07:00
38910680d5
Move the native-mode property inside the display-timings node. According to Documentation/devicetree/bindings/display/panel/display-timing.txt. native-mode is a property of the display-timings node. If it's located outside of display-timings, the native-mode setting is ignored and the first display timing is used (which is a problem only if someone adds another display timing). Signed-off-by: Martin Kaiser <martin@kaiser.cx> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
66 lines
1.4 KiB
Plaintext
66 lines
1.4 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/*
|
|
* Copyright 2013 Eukréa Electromatique <denis@eukrea.com>
|
|
*/
|
|
|
|
#include "imx25-eukrea-mbimxsd25-baseboard.dts"
|
|
|
|
/ {
|
|
model = "Eukrea MBIMXSD25 with the CMO-QVGA Display";
|
|
compatible = "eukrea,mbimxsd25-baseboard-cmo-qvga", "eukrea,mbimxsd25-baseboard", "eukrea,cpuimx25", "fsl,imx25";
|
|
|
|
cmo_qvga: display {
|
|
model = "CMO-QVGA";
|
|
bits-per-pixel = <16>;
|
|
fsl,pcr = <0xcad08b80>;
|
|
bus-width = <18>;
|
|
display-timings {
|
|
native-mode = <&qvga_timings>;
|
|
qvga_timings: 320x240 {
|
|
clock-frequency = <6500000>;
|
|
hactive = <320>;
|
|
vactive = <240>;
|
|
hback-porch = <30>;
|
|
hfront-porch = <38>;
|
|
vback-porch = <20>;
|
|
vfront-porch = <3>;
|
|
hsync-len = <15>;
|
|
vsync-len = <4>;
|
|
};
|
|
};
|
|
};
|
|
|
|
regulators {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
reg_lcd_3v3: regulator@0 {
|
|
compatible = "regulator-fixed";
|
|
reg = <0>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_reg_lcd_3v3>;
|
|
regulator-name = "lcd-3v3";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
gpio = <&gpio1 26 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
};
|
|
};
|
|
};
|
|
|
|
&iomuxc {
|
|
imx25-eukrea-mbimxsd25-baseboard-cmo-qvga {
|
|
pinctrl_reg_lcd_3v3: reg_lcd_3v3 {
|
|
fsl,pins = <MX25_PAD_PWM__GPIO_1_26 0x80000000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&lcdc {
|
|
display = <&cmo_qvga>;
|
|
fsl,lpccr = <0x00a903ff>;
|
|
lcd-supply = <®_lcd_3v3>;
|
|
status = "okay";
|
|
};
|