mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 03:35:42 +07:00
dc37374b9c
It makes no sense that some Freescale device tree files are in fsl directory while some others not. This patch move Freescale device tree files into fsl folder. To do that the following two steps are made: - Move Freescale device tree files into fsl folder. - Update the include path in these files from "fsl/*.dtsi" to "*.dtsi". Please add "fsl/" prefix when you make dtb using Makefile. Signed-off-by: Jia Hongtao <hongtao.jia@freescale.com> [scottwood: fixed cuImage rule] Signed-off-by: Scott Wood <scottwood@freescale.com>
110 lines
2.5 KiB
Plaintext
110 lines
2.5 KiB
Plaintext
/*
|
|
* MPC8536DS Device Tree Source (36-bit address map)
|
|
*
|
|
* Copyright 2008-2009, 2011 Freescale Semiconductor, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
|
|
/include/ "mpc8536si-pre.dtsi"
|
|
|
|
/ {
|
|
model = "fsl,mpc8536ds";
|
|
compatible = "fsl,mpc8536ds";
|
|
|
|
cpus {
|
|
#cpus = <1>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
PowerPC,8536@0 {
|
|
device_type = "cpu";
|
|
reg = <0>;
|
|
next-level-cache = <&L2>;
|
|
};
|
|
};
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = <0 0 0 0>; // Filled by U-Boot
|
|
};
|
|
|
|
lbc: localbus@fffe05000 {
|
|
reg = <0xf 0xffe05000 0 0x1000>;
|
|
|
|
ranges = <0x0 0x0 0xf 0xe8000000 0x08000000
|
|
0x2 0x0 0xf 0xffa00000 0x00040000
|
|
0x3 0x0 0xf 0xffdf0000 0x00008000>;
|
|
};
|
|
|
|
board_soc: soc: soc@fffe00000 {
|
|
ranges = <0x0 0xf 0xffe00000 0x100000>;
|
|
};
|
|
|
|
pci0: pci@fffe08000 {
|
|
reg = <0xf 0xffe08000 0 0x1000>;
|
|
ranges = <0x02000000 0 0xf0000000 0xc 0x00000000 0 0x10000000
|
|
0x01000000 0 0x00000000 0xf 0xffc00000 0 0x00010000>;
|
|
clock-frequency = <66666666>;
|
|
interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
|
|
interrupt-map = <
|
|
|
|
/* IDSEL 0x11 J17 Slot 1 */
|
|
0x8800 0 0 1 &mpic 1 1 0 0
|
|
0x8800 0 0 2 &mpic 2 1 0 0
|
|
0x8800 0 0 3 &mpic 3 1 0 0
|
|
0x8800 0 0 4 &mpic 4 1 0 0>;
|
|
};
|
|
|
|
pci1: pcie@fffe09000 {
|
|
reg = <0xf 0xffe09000 0 0x1000>;
|
|
ranges = <0x02000000 0 0xf8000000 0xc 0x18000000 0 0x08000000
|
|
0x01000000 0 0x00000000 0xf 0xffc20000 0 0x00010000>;
|
|
pcie@0 {
|
|
ranges = <0x02000000 0 0xf8000000
|
|
0x02000000 0 0xf8000000
|
|
0 0x08000000
|
|
|
|
0x01000000 0 0x00000000
|
|
0x01000000 0 0x00000000
|
|
0 0x00010000>;
|
|
};
|
|
};
|
|
|
|
pci2: pcie@fffe0a000 {
|
|
reg = <0xf 0xffe0a000 0 0x1000>;
|
|
ranges = <0x02000000 0 0xf8000000 0xc 0x10000000 0 0x08000000
|
|
0x01000000 0 0x00000000 0xf 0xffc10000 0 0x00010000>;
|
|
pcie@0 {
|
|
ranges = <0x02000000 0 0xf8000000
|
|
0x02000000 0 0xf8000000
|
|
0 0x08000000
|
|
|
|
0x01000000 0 0x00000000
|
|
0x01000000 0 0x00000000
|
|
0 0x00010000>;
|
|
};
|
|
};
|
|
|
|
pci3: pcie@fffe0b000 {
|
|
reg = <0xf 0xffe0b000 0 0x1000>;
|
|
ranges = <0x02000000 0 0xe0000000 0xc 0x20000000 0 0x20000000
|
|
0x01000000 0 0x00000000 0xf 0xffc30000 0 0x00010000>;
|
|
pcie@0 {
|
|
ranges = <0x02000000 0 0xe0000000
|
|
0x02000000 0 0xe0000000
|
|
0 0x20000000
|
|
|
|
0x01000000 0 0x00000000
|
|
0x01000000 0 0x00000000
|
|
0 0x00100000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
/include/ "mpc8536si-post.dtsi"
|
|
/include/ "mpc8536ds.dtsi"
|