mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-05 07:16:56 +07:00
9d0412680e
Now that Linux includes support for the Atmel AT91SAM9260 and AT91SAM9261 processors in addition to the original Atmel AT91RM9200 (with support for more AT91 processors pending), the "mach-at91rm9200" and "arch-at91rm9200" directories should be renamed to indicate their more generic nature. The following git commands should be run BEFORE applying this patch: git-mv arch/arm/mach-at91rm9200 arch/arm/mach-at91 git-mv include/asm-arm/arch-at91rm9200 include/asm-arm/arch-at91 Signed-off-by: Andrew Victor <andrew@sanpeople.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
50 lines
1.9 KiB
C
50 lines
1.9 KiB
C
/*
|
|
* include/asm-arm/arch-at91/at91_st.h
|
|
*
|
|
* Copyright (C) 2005 Ivan Kokshaysky
|
|
* Copyright (C) SAN People
|
|
*
|
|
* System Timer (ST) - System peripherals registers.
|
|
* Based on AT91RM9200 datasheet revision E.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
#ifndef AT91_ST_H
|
|
#define AT91_ST_H
|
|
|
|
#define AT91_ST_CR (AT91_ST + 0x00) /* Control Register */
|
|
#define AT91_ST_WDRST (1 << 0) /* Watchdog Timer Restart */
|
|
|
|
#define AT91_ST_PIMR (AT91_ST + 0x04) /* Period Interval Mode Register */
|
|
#define AT91_ST_PIV (0xffff << 0) /* Period Interval Value */
|
|
|
|
#define AT91_ST_WDMR (AT91_ST + 0x08) /* Watchdog Mode Register */
|
|
#define AT91_ST_WDV (0xffff << 0) /* Watchdog Counter Value */
|
|
#define AT91_ST_RSTEN (1 << 16) /* Reset Enable */
|
|
#define AT91_ST_EXTEN (1 << 17) /* External Signal Assertion Enable */
|
|
|
|
#define AT91_ST_RTMR (AT91_ST + 0x0c) /* Real-time Mode Register */
|
|
#define AT91_ST_RTPRES (0xffff << 0) /* Real-time Prescalar Value */
|
|
|
|
#define AT91_ST_SR (AT91_ST + 0x10) /* Status Register */
|
|
#define AT91_ST_PITS (1 << 0) /* Period Interval Timer Status */
|
|
#define AT91_ST_WDOVF (1 << 1) /* Watchdog Overflow */
|
|
#define AT91_ST_RTTINC (1 << 2) /* Real-time Timer Increment */
|
|
#define AT91_ST_ALMS (1 << 3) /* Alarm Status */
|
|
|
|
#define AT91_ST_IER (AT91_ST + 0x14) /* Interrupt Enable Register */
|
|
#define AT91_ST_IDR (AT91_ST + 0x18) /* Interrupt Disable Register */
|
|
#define AT91_ST_IMR (AT91_ST + 0x1c) /* Interrupt Mask Register */
|
|
|
|
#define AT91_ST_RTAR (AT91_ST + 0x20) /* Real-time Alarm Register */
|
|
#define AT91_ST_ALMV (0xfffff << 0) /* Alarm Value */
|
|
|
|
#define AT91_ST_CRTR (AT91_ST + 0x24) /* Current Real-time Register */
|
|
#define AT91_ST_CRTV (0xfffff << 0) /* Current Real-Time Value */
|
|
|
|
#endif
|