mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-30 10:16:41 +07:00
ea5f507063
This patch adds GPIOlib support for S5PV210. Signed-off-by: Pannaga Bhushan <p.bhushan@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com> Signed-off-by: Ben Dooks <ben-linux@fluff.org>
142 lines
5.8 KiB
C
142 lines
5.8 KiB
C
/* linux/arch/arm/mach-s5pv210/include/mach/gpio.h
|
|
*
|
|
* Copyright (c) 2010 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com/
|
|
*
|
|
* S5PV210 - GPIO lib support
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_GPIO_H
|
|
#define __ASM_ARCH_GPIO_H __FILE__
|
|
|
|
#define gpio_get_value __gpio_get_value
|
|
#define gpio_set_value __gpio_set_value
|
|
#define gpio_cansleep __gpio_cansleep
|
|
#define gpio_to_irq __gpio_to_irq
|
|
|
|
/* Practically, GPIO banks upto MP03 are the configurable gpio banks */
|
|
|
|
/* GPIO bank sizes */
|
|
#define S5PV210_GPIO_A0_NR (8)
|
|
#define S5PV210_GPIO_A1_NR (4)
|
|
#define S5PV210_GPIO_B_NR (8)
|
|
#define S5PV210_GPIO_C0_NR (5)
|
|
#define S5PV210_GPIO_C1_NR (5)
|
|
#define S5PV210_GPIO_D0_NR (4)
|
|
#define S5PV210_GPIO_D1_NR (6)
|
|
#define S5PV210_GPIO_E0_NR (8)
|
|
#define S5PV210_GPIO_E1_NR (5)
|
|
#define S5PV210_GPIO_F0_NR (8)
|
|
#define S5PV210_GPIO_F1_NR (8)
|
|
#define S5PV210_GPIO_F2_NR (8)
|
|
#define S5PV210_GPIO_F3_NR (6)
|
|
#define S5PV210_GPIO_G0_NR (7)
|
|
#define S5PV210_GPIO_G1_NR (7)
|
|
#define S5PV210_GPIO_G2_NR (7)
|
|
#define S5PV210_GPIO_G3_NR (7)
|
|
#define S5PV210_GPIO_H0_NR (8)
|
|
#define S5PV210_GPIO_H1_NR (8)
|
|
#define S5PV210_GPIO_H2_NR (8)
|
|
#define S5PV210_GPIO_H3_NR (8)
|
|
#define S5PV210_GPIO_I_NR (7)
|
|
#define S5PV210_GPIO_J0_NR (8)
|
|
#define S5PV210_GPIO_J1_NR (6)
|
|
#define S5PV210_GPIO_J2_NR (8)
|
|
#define S5PV210_GPIO_J3_NR (8)
|
|
#define S5PV210_GPIO_J4_NR (5)
|
|
|
|
#define S5PV210_GPIO_MP01_NR (8)
|
|
#define S5PV210_GPIO_MP02_NR (4)
|
|
#define S5PV210_GPIO_MP03_NR (8)
|
|
|
|
/* GPIO bank numbers */
|
|
|
|
/* CONFIG_S3C_GPIO_SPACE allows the user to select extra
|
|
* space for debugging purposes so that any accidental
|
|
* change from one gpio bank to another can be caught.
|
|
*/
|
|
|
|
#define S5PV210_GPIO_NEXT(__gpio) \
|
|
((__gpio##_START) + (__gpio##_NR) + CONFIG_S3C_GPIO_SPACE + 1)
|
|
|
|
enum s5p_gpio_number {
|
|
S5PV210_GPIO_A0_START = 0,
|
|
S5PV210_GPIO_A1_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_A0),
|
|
S5PV210_GPIO_B_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_A1),
|
|
S5PV210_GPIO_C0_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_B),
|
|
S5PV210_GPIO_C1_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_C0),
|
|
S5PV210_GPIO_D0_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_C1),
|
|
S5PV210_GPIO_D1_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_D0),
|
|
S5PV210_GPIO_E0_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_D1),
|
|
S5PV210_GPIO_E1_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_E0),
|
|
S5PV210_GPIO_F0_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_E1),
|
|
S5PV210_GPIO_F1_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_F0),
|
|
S5PV210_GPIO_F2_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_F1),
|
|
S5PV210_GPIO_F3_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_F2),
|
|
S5PV210_GPIO_G0_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_F3),
|
|
S5PV210_GPIO_G1_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_G0),
|
|
S5PV210_GPIO_G2_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_G1),
|
|
S5PV210_GPIO_G3_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_G2),
|
|
S5PV210_GPIO_H0_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_G3),
|
|
S5PV210_GPIO_H1_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_H0),
|
|
S5PV210_GPIO_H2_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_H1),
|
|
S5PV210_GPIO_H3_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_H2),
|
|
S5PV210_GPIO_I_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_H3),
|
|
S5PV210_GPIO_J0_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_I),
|
|
S5PV210_GPIO_J1_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_J0),
|
|
S5PV210_GPIO_J2_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_J1),
|
|
S5PV210_GPIO_J3_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_J2),
|
|
S5PV210_GPIO_J4_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_J3),
|
|
S5PV210_GPIO_MP01_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_J4),
|
|
S5PV210_GPIO_MP02_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_MP01),
|
|
S5PV210_GPIO_MP03_START = S5PV210_GPIO_NEXT(S5PV210_GPIO_MP02),
|
|
};
|
|
|
|
/* S5PV210 GPIO number definitions */
|
|
#define S5PV210_GPA0(_nr) (S5PV210_GPIO_A0_START + (_nr))
|
|
#define S5PV210_GPA1(_nr) (S5PV210_GPIO_A1_START + (_nr))
|
|
#define S5PV210_GPB(_nr) (S5PV210_GPIO_B_START + (_nr))
|
|
#define S5PV210_GPC0(_nr) (S5PV210_GPIO_C0_START + (_nr))
|
|
#define S5PV210_GPC1(_nr) (S5PV210_GPIO_C1_START + (_nr))
|
|
#define S5PV210_GPD0(_nr) (S5PV210_GPIO_D0_START + (_nr))
|
|
#define S5PV210_GPD1(_nr) (S5PV210_GPIO_D1_START + (_nr))
|
|
#define S5PV210_GPE0(_nr) (S5PV210_GPIO_E0_START + (_nr))
|
|
#define S5PV210_GPE1(_nr) (S5PV210_GPIO_E1_START + (_nr))
|
|
#define S5PV210_GPF0(_nr) (S5PV210_GPIO_F0_START + (_nr))
|
|
#define S5PV210_GPF1(_nr) (S5PV210_GPIO_F1_START + (_nr))
|
|
#define S5PV210_GPF2(_nr) (S5PV210_GPIO_F2_START + (_nr))
|
|
#define S5PV210_GPF3(_nr) (S5PV210_GPIO_F3_START + (_nr))
|
|
#define S5PV210_GPG0(_nr) (S5PV210_GPIO_G0_START + (_nr))
|
|
#define S5PV210_GPG1(_nr) (S5PV210_GPIO_G1_START + (_nr))
|
|
#define S5PV210_GPG2(_nr) (S5PV210_GPIO_G2_START + (_nr))
|
|
#define S5PV210_GPG3(_nr) (S5PV210_GPIO_G3_START + (_nr))
|
|
#define S5PV210_GPH0(_nr) (S5PV210_GPIO_H0_START + (_nr))
|
|
#define S5PV210_GPH1(_nr) (S5PV210_GPIO_H1_START + (_nr))
|
|
#define S5PV210_GPH2(_nr) (S5PV210_GPIO_H2_START + (_nr))
|
|
#define S5PV210_GPH3(_nr) (S5PV210_GPIO_H3_START + (_nr))
|
|
#define S5PV210_GPI(_nr) (S5PV210_GPIO_I_START + (_nr))
|
|
#define S5PV210_GPJ0(_nr) (S5PV210_GPIO_J0_START + (_nr))
|
|
#define S5PV210_GPJ1(_nr) (S5PV210_GPIO_J1_START + (_nr))
|
|
#define S5PV210_GPJ2(_nr) (S5PV210_GPIO_J2_START + (_nr))
|
|
#define S5PV210_GPJ3(_nr) (S5PV210_GPIO_J3_START + (_nr))
|
|
#define S5PV210_GPJ4(_nr) (S5PV210_GPIO_J4_START + (_nr))
|
|
#define S5PV210_MP01(_nr) (S5PV210_GPIO_MP01_START + (_nr))
|
|
#define S5PV210_MP02(_nr) (S5PV210_GPIO_MP02_START + (_nr))
|
|
#define S5PV210_MP03(_nr) (S5PV210_GPIO_MP03_START + (_nr))
|
|
|
|
/* the end of the S5PV210 specific gpios */
|
|
#define S5PV210_GPIO_END (S5PV210_MP03(S5PV210_GPIO_MP03_NR) + 1)
|
|
#define S3C_GPIO_END S5PV210_GPIO_END
|
|
|
|
/* define the number of gpios we need to the one after the MP03() range */
|
|
#define ARCH_NR_GPIOS (S5PV210_MP03(S5PV210_GPIO_MP03_NR) + \
|
|
CONFIG_SAMSUNG_GPIO_EXTRA + 1)
|
|
|
|
#include <asm-generic/gpio.h>
|
|
|
|
#endif /* __ASM_ARCH_GPIO_H */
|