mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 01:05:08 +07:00
bad009fe35
Currently, Loongson-2 call protected_blast_icache_range() and others
call protected_loongson23_blast_icache_range(), but I think the correct
behavior should be the opposite. BTW, Loongson-3's cache-ops is
compatible with MIPS64, but not compatible with Loongson-2. So, rename
xxx_loongson23_yyy things to xxx_loongson2_yyy.
The patch fixes early boot hang with 3.13-rc1, introduced in commit
14bd8c0820 ("MIPS: Loongson: Get rid of Loongson 2 #ifdefery all over
arch/mips").
Signed-off-by: Huacai Chen <chenhc@lemote.com>
Signed-off-by: Aaro Koskinen <aaro.koskinen@iki.fi>
Reviewed-by: Aurelien Jarno <aurelien@aurel32.net>
Acked-by: John Crispin <blogic@openwrt.org>
Cc: Ralf Baechle <ralf@linux-mips.org>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
89 lines
2.2 KiB
C
89 lines
2.2 KiB
C
/*
|
|
* Cache operations for the cache instruction.
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* (C) Copyright 1996, 97, 99, 2002, 03 Ralf Baechle
|
|
* (C) Copyright 1999 Silicon Graphics, Inc.
|
|
*/
|
|
#ifndef __ASM_CACHEOPS_H
|
|
#define __ASM_CACHEOPS_H
|
|
|
|
/*
|
|
* Cache Operations available on all MIPS processors with R4000-style caches
|
|
*/
|
|
#define Index_Invalidate_I 0x00
|
|
#define Index_Writeback_Inv_D 0x01
|
|
#define Index_Load_Tag_I 0x04
|
|
#define Index_Load_Tag_D 0x05
|
|
#define Index_Store_Tag_I 0x08
|
|
#define Index_Store_Tag_D 0x09
|
|
#define Hit_Invalidate_I 0x10
|
|
#define Hit_Invalidate_D 0x11
|
|
#define Hit_Writeback_Inv_D 0x15
|
|
|
|
/*
|
|
* R4000-specific cacheops
|
|
*/
|
|
#define Create_Dirty_Excl_D 0x0d
|
|
#define Fill 0x14
|
|
#define Hit_Writeback_I 0x18
|
|
#define Hit_Writeback_D 0x19
|
|
|
|
/*
|
|
* R4000SC and R4400SC-specific cacheops
|
|
*/
|
|
#define Index_Invalidate_SI 0x02
|
|
#define Index_Writeback_Inv_SD 0x03
|
|
#define Index_Load_Tag_SI 0x06
|
|
#define Index_Load_Tag_SD 0x07
|
|
#define Index_Store_Tag_SI 0x0A
|
|
#define Index_Store_Tag_SD 0x0B
|
|
#define Create_Dirty_Excl_SD 0x0f
|
|
#define Hit_Invalidate_SI 0x12
|
|
#define Hit_Invalidate_SD 0x13
|
|
#define Hit_Writeback_Inv_SD 0x17
|
|
#define Hit_Writeback_SD 0x1b
|
|
#define Hit_Set_Virtual_SI 0x1e
|
|
#define Hit_Set_Virtual_SD 0x1f
|
|
|
|
/*
|
|
* R5000-specific cacheops
|
|
*/
|
|
#define R5K_Page_Invalidate_S 0x17
|
|
|
|
/*
|
|
* RM7000-specific cacheops
|
|
*/
|
|
#define Page_Invalidate_T 0x16
|
|
#define Index_Store_Tag_T 0x0a
|
|
#define Index_Load_Tag_T 0x06
|
|
|
|
/*
|
|
* R10000-specific cacheops
|
|
*
|
|
* Cacheops 0x02, 0x06, 0x0a, 0x0c-0x0e, 0x16, 0x1a and 0x1e are unused.
|
|
* Most of the _S cacheops are identical to the R4000SC _SD cacheops.
|
|
*/
|
|
#define Index_Writeback_Inv_S 0x03
|
|
#define Index_Load_Tag_S 0x07
|
|
#define Index_Store_Tag_S 0x0B
|
|
#define Hit_Invalidate_S 0x13
|
|
#define Cache_Barrier 0x14
|
|
#define Hit_Writeback_Inv_S 0x17
|
|
#define Index_Load_Data_I 0x18
|
|
#define Index_Load_Data_D 0x19
|
|
#define Index_Load_Data_S 0x1b
|
|
#define Index_Store_Data_I 0x1c
|
|
#define Index_Store_Data_D 0x1d
|
|
#define Index_Store_Data_S 0x1f
|
|
|
|
/*
|
|
* Loongson2-specific cacheops
|
|
*/
|
|
#define Hit_Invalidate_I_Loongson2 0x00
|
|
|
|
#endif /* __ASM_CACHEOPS_H */
|