mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-30 14:06:51 +07:00
bb413db591
Several at91sam9 chips need the alternate reset procedure to be sure to halt SDRAM smoothly before resetting the chip. This is an extension of previous patch "Fix AT91SAM9G20 reset" to all chips affected. Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com>
393 lines
9.4 KiB
C
393 lines
9.4 KiB
C
/*
|
|
* arch/arm/mach-at91/at91sam9260.c
|
|
*
|
|
* Copyright (C) 2006 SAN People
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/pm.h>
|
|
|
|
#include <asm/irq.h>
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/map.h>
|
|
#include <mach/cpu.h>
|
|
#include <mach/at91sam9260.h>
|
|
#include <mach/at91_pmc.h>
|
|
#include <mach/at91_rstc.h>
|
|
#include <mach/at91_shdwc.h>
|
|
|
|
#include "generic.h"
|
|
#include "clock.h"
|
|
|
|
static struct map_desc at91sam9260_io_desc[] __initdata = {
|
|
{
|
|
.virtual = AT91_VA_BASE_SYS,
|
|
.pfn = __phys_to_pfn(AT91_BASE_SYS),
|
|
.length = SZ_16K,
|
|
.type = MT_DEVICE,
|
|
}
|
|
};
|
|
|
|
static struct map_desc at91sam9260_sram_desc[] __initdata = {
|
|
{
|
|
.virtual = AT91_IO_VIRT_BASE - AT91SAM9260_SRAM0_SIZE,
|
|
.pfn = __phys_to_pfn(AT91SAM9260_SRAM0_BASE),
|
|
.length = AT91SAM9260_SRAM0_SIZE,
|
|
.type = MT_DEVICE,
|
|
}, {
|
|
.virtual = AT91_IO_VIRT_BASE - AT91SAM9260_SRAM0_SIZE - AT91SAM9260_SRAM1_SIZE,
|
|
.pfn = __phys_to_pfn(AT91SAM9260_SRAM1_BASE),
|
|
.length = AT91SAM9260_SRAM1_SIZE,
|
|
.type = MT_DEVICE,
|
|
}
|
|
};
|
|
|
|
static struct map_desc at91sam9g20_sram_desc[] __initdata = {
|
|
{
|
|
.virtual = AT91_IO_VIRT_BASE - AT91SAM9G20_SRAM0_SIZE,
|
|
.pfn = __phys_to_pfn(AT91SAM9G20_SRAM0_BASE),
|
|
.length = AT91SAM9G20_SRAM0_SIZE,
|
|
.type = MT_DEVICE,
|
|
}, {
|
|
.virtual = AT91_IO_VIRT_BASE - AT91SAM9G20_SRAM0_SIZE - AT91SAM9G20_SRAM1_SIZE,
|
|
.pfn = __phys_to_pfn(AT91SAM9G20_SRAM1_BASE),
|
|
.length = AT91SAM9G20_SRAM1_SIZE,
|
|
.type = MT_DEVICE,
|
|
}
|
|
};
|
|
|
|
static struct map_desc at91sam9xe_sram_desc[] __initdata = {
|
|
{
|
|
.pfn = __phys_to_pfn(AT91SAM9XE_SRAM_BASE),
|
|
.type = MT_DEVICE,
|
|
}
|
|
};
|
|
|
|
/* --------------------------------------------------------------------
|
|
* Clocks
|
|
* -------------------------------------------------------------------- */
|
|
|
|
/*
|
|
* The peripheral clocks.
|
|
*/
|
|
static struct clk pioA_clk = {
|
|
.name = "pioA_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_PIOA,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk pioB_clk = {
|
|
.name = "pioB_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_PIOB,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk pioC_clk = {
|
|
.name = "pioC_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_PIOC,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk adc_clk = {
|
|
.name = "adc_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_ADC,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk usart0_clk = {
|
|
.name = "usart0_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_US0,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk usart1_clk = {
|
|
.name = "usart1_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_US1,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk usart2_clk = {
|
|
.name = "usart2_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_US2,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk mmc_clk = {
|
|
.name = "mci_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_MCI,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk udc_clk = {
|
|
.name = "udc_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_UDP,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk twi_clk = {
|
|
.name = "twi_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_TWI,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk spi0_clk = {
|
|
.name = "spi0_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_SPI0,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk spi1_clk = {
|
|
.name = "spi1_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_SPI1,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk ssc_clk = {
|
|
.name = "ssc_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_SSC,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk tc0_clk = {
|
|
.name = "tc0_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_TC0,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk tc1_clk = {
|
|
.name = "tc1_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_TC1,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk tc2_clk = {
|
|
.name = "tc2_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_TC2,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk ohci_clk = {
|
|
.name = "ohci_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_UHP,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk macb_clk = {
|
|
.name = "macb_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_EMAC,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk isi_clk = {
|
|
.name = "isi_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_ISI,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk usart3_clk = {
|
|
.name = "usart3_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_US3,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk usart4_clk = {
|
|
.name = "usart4_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_US4,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk usart5_clk = {
|
|
.name = "usart5_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_US5,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk tc3_clk = {
|
|
.name = "tc3_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_TC3,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk tc4_clk = {
|
|
.name = "tc4_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_TC4,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
static struct clk tc5_clk = {
|
|
.name = "tc5_clk",
|
|
.pmc_mask = 1 << AT91SAM9260_ID_TC5,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
|
|
static struct clk *periph_clocks[] __initdata = {
|
|
&pioA_clk,
|
|
&pioB_clk,
|
|
&pioC_clk,
|
|
&adc_clk,
|
|
&usart0_clk,
|
|
&usart1_clk,
|
|
&usart2_clk,
|
|
&mmc_clk,
|
|
&udc_clk,
|
|
&twi_clk,
|
|
&spi0_clk,
|
|
&spi1_clk,
|
|
&ssc_clk,
|
|
&tc0_clk,
|
|
&tc1_clk,
|
|
&tc2_clk,
|
|
&ohci_clk,
|
|
&macb_clk,
|
|
&isi_clk,
|
|
&usart3_clk,
|
|
&usart4_clk,
|
|
&usart5_clk,
|
|
&tc3_clk,
|
|
&tc4_clk,
|
|
&tc5_clk,
|
|
// irq0 .. irq2
|
|
};
|
|
|
|
/*
|
|
* The two programmable clocks.
|
|
* You must configure pin multiplexing to bring these signals out.
|
|
*/
|
|
static struct clk pck0 = {
|
|
.name = "pck0",
|
|
.pmc_mask = AT91_PMC_PCK0,
|
|
.type = CLK_TYPE_PROGRAMMABLE,
|
|
.id = 0,
|
|
};
|
|
static struct clk pck1 = {
|
|
.name = "pck1",
|
|
.pmc_mask = AT91_PMC_PCK1,
|
|
.type = CLK_TYPE_PROGRAMMABLE,
|
|
.id = 1,
|
|
};
|
|
|
|
static void __init at91sam9260_register_clocks(void)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(periph_clocks); i++)
|
|
clk_register(periph_clocks[i]);
|
|
|
|
clk_register(&pck0);
|
|
clk_register(&pck1);
|
|
}
|
|
|
|
/* --------------------------------------------------------------------
|
|
* GPIO
|
|
* -------------------------------------------------------------------- */
|
|
|
|
static struct at91_gpio_bank at91sam9260_gpio[] = {
|
|
{
|
|
.id = AT91SAM9260_ID_PIOA,
|
|
.offset = AT91_PIOA,
|
|
.clock = &pioA_clk,
|
|
}, {
|
|
.id = AT91SAM9260_ID_PIOB,
|
|
.offset = AT91_PIOB,
|
|
.clock = &pioB_clk,
|
|
}, {
|
|
.id = AT91SAM9260_ID_PIOC,
|
|
.offset = AT91_PIOC,
|
|
.clock = &pioC_clk,
|
|
}
|
|
};
|
|
|
|
static void at91sam9260_poweroff(void)
|
|
{
|
|
at91_sys_write(AT91_SHDW_CR, AT91_SHDW_KEY | AT91_SHDW_SHDW);
|
|
}
|
|
|
|
|
|
/* --------------------------------------------------------------------
|
|
* AT91SAM9260 processor initialization
|
|
* -------------------------------------------------------------------- */
|
|
|
|
static void __init at91sam9xe_initialize(void)
|
|
{
|
|
unsigned long cidr, sram_size;
|
|
|
|
cidr = at91_sys_read(AT91_DBGU_CIDR);
|
|
|
|
switch (cidr & AT91_CIDR_SRAMSIZ) {
|
|
case AT91_CIDR_SRAMSIZ_32K:
|
|
sram_size = 2 * SZ_16K;
|
|
break;
|
|
case AT91_CIDR_SRAMSIZ_16K:
|
|
default:
|
|
sram_size = SZ_16K;
|
|
}
|
|
|
|
at91sam9xe_sram_desc->virtual = AT91_IO_VIRT_BASE - sram_size;
|
|
at91sam9xe_sram_desc->length = sram_size;
|
|
|
|
iotable_init(at91sam9xe_sram_desc, ARRAY_SIZE(at91sam9xe_sram_desc));
|
|
}
|
|
|
|
void __init at91sam9260_initialize(unsigned long main_clock)
|
|
{
|
|
/* Map peripherals */
|
|
iotable_init(at91sam9260_io_desc, ARRAY_SIZE(at91sam9260_io_desc));
|
|
|
|
if (cpu_is_at91sam9xe())
|
|
at91sam9xe_initialize();
|
|
else if (cpu_is_at91sam9g20())
|
|
iotable_init(at91sam9g20_sram_desc, ARRAY_SIZE(at91sam9g20_sram_desc));
|
|
else
|
|
iotable_init(at91sam9260_sram_desc, ARRAY_SIZE(at91sam9260_sram_desc));
|
|
|
|
at91_arch_reset = at91sam9_alt_reset;
|
|
pm_power_off = at91sam9260_poweroff;
|
|
at91_extern_irq = (1 << AT91SAM9260_ID_IRQ0) | (1 << AT91SAM9260_ID_IRQ1)
|
|
| (1 << AT91SAM9260_ID_IRQ2);
|
|
|
|
/* Init clock subsystem */
|
|
at91_clock_init(main_clock);
|
|
|
|
/* Register the processor-specific clocks */
|
|
at91sam9260_register_clocks();
|
|
|
|
/* Register GPIO subsystem */
|
|
at91_gpio_init(at91sam9260_gpio, 3);
|
|
}
|
|
|
|
/* --------------------------------------------------------------------
|
|
* Interrupt initialization
|
|
* -------------------------------------------------------------------- */
|
|
|
|
/*
|
|
* The default interrupt priority levels (0 = lowest, 7 = highest).
|
|
*/
|
|
static unsigned int at91sam9260_default_irq_priority[NR_AIC_IRQS] __initdata = {
|
|
7, /* Advanced Interrupt Controller */
|
|
7, /* System Peripherals */
|
|
1, /* Parallel IO Controller A */
|
|
1, /* Parallel IO Controller B */
|
|
1, /* Parallel IO Controller C */
|
|
0, /* Analog-to-Digital Converter */
|
|
5, /* USART 0 */
|
|
5, /* USART 1 */
|
|
5, /* USART 2 */
|
|
0, /* Multimedia Card Interface */
|
|
2, /* USB Device Port */
|
|
6, /* Two-Wire Interface */
|
|
5, /* Serial Peripheral Interface 0 */
|
|
5, /* Serial Peripheral Interface 1 */
|
|
5, /* Serial Synchronous Controller */
|
|
0,
|
|
0,
|
|
0, /* Timer Counter 0 */
|
|
0, /* Timer Counter 1 */
|
|
0, /* Timer Counter 2 */
|
|
2, /* USB Host port */
|
|
3, /* Ethernet */
|
|
0, /* Image Sensor Interface */
|
|
5, /* USART 3 */
|
|
5, /* USART 4 */
|
|
5, /* USART 5 */
|
|
0, /* Timer Counter 3 */
|
|
0, /* Timer Counter 4 */
|
|
0, /* Timer Counter 5 */
|
|
0, /* Advanced Interrupt Controller */
|
|
0, /* Advanced Interrupt Controller */
|
|
0, /* Advanced Interrupt Controller */
|
|
};
|
|
|
|
void __init at91sam9260_init_interrupts(unsigned int priority[NR_AIC_IRQS])
|
|
{
|
|
if (!priority)
|
|
priority = at91sam9260_default_irq_priority;
|
|
|
|
/* Initialize the AIC interrupt controller */
|
|
at91_aic_init(priority);
|
|
|
|
/* Enable GPIO interrupts */
|
|
at91_gpio_irq_setup();
|
|
}
|