mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-15 06:56:44 +07:00
02f4597e7e
Associate the UART nodes with the corresponding reset controller bits. Signed-off-by: Andreas Färber <afaerber@suse.de>
119 lines
2.8 KiB
Plaintext
119 lines
2.8 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause)
|
|
/*
|
|
* Realtek RTD1293/RTD1295/RTD1296 SoC
|
|
*
|
|
* Copyright (c) 2016-2017 Andreas Färber
|
|
*/
|
|
|
|
/memreserve/ 0x0000000000000000 0x0000000000030000;
|
|
/memreserve/ 0x000000000001f000 0x0000000000001000;
|
|
/memreserve/ 0x0000000000030000 0x00000000000d0000;
|
|
/memreserve/ 0x0000000001b00000 0x00000000004be000;
|
|
/memreserve/ 0x0000000001ffe000 0x0000000000004000;
|
|
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/reset/realtek,rtd1295.h>
|
|
|
|
/ {
|
|
interrupt-parent = <&gic>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
arm_pmu: arm-pmu {
|
|
compatible = "arm,cortex-a53-pmu";
|
|
interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
osc27M: osc {
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <27000000>;
|
|
#clock-cells = <0>;
|
|
clock-output-names = "osc27M";
|
|
};
|
|
|
|
soc {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
/* Exclude up to 2 GiB of RAM */
|
|
ranges = <0x80000000 0x80000000 0x80000000>;
|
|
|
|
reset1: reset-controller@98000000 {
|
|
compatible = "snps,dw-low-reset";
|
|
reg = <0x98000000 0x4>;
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
reset2: reset-controller@98000004 {
|
|
compatible = "snps,dw-low-reset";
|
|
reg = <0x98000004 0x4>;
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
reset3: reset-controller@98000008 {
|
|
compatible = "snps,dw-low-reset";
|
|
reg = <0x98000008 0x4>;
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
reset4: reset-controller@98000050 {
|
|
compatible = "snps,dw-low-reset";
|
|
reg = <0x98000050 0x4>;
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
iso_reset: reset-controller@98007088 {
|
|
compatible = "snps,dw-low-reset";
|
|
reg = <0x98007088 0x4>;
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
wdt: watchdog@98007680 {
|
|
compatible = "realtek,rtd1295-watchdog";
|
|
reg = <0x98007680 0x100>;
|
|
clocks = <&osc27M>;
|
|
};
|
|
|
|
uart0: serial@98007800 {
|
|
compatible = "snps,dw-apb-uart";
|
|
reg = <0x98007800 0x400>;
|
|
reg-shift = <2>;
|
|
reg-io-width = <4>;
|
|
clock-frequency = <27000000>;
|
|
resets = <&iso_reset RTD1295_ISO_RSTN_UR0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
uart1: serial@9801b200 {
|
|
compatible = "snps,dw-apb-uart";
|
|
reg = <0x9801b200 0x100>;
|
|
reg-shift = <2>;
|
|
reg-io-width = <4>;
|
|
clock-frequency = <432000000>;
|
|
resets = <&reset2 RTD1295_RSTN_UR1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
uart2: serial@9801b400 {
|
|
compatible = "snps,dw-apb-uart";
|
|
reg = <0x9801b400 0x100>;
|
|
reg-shift = <2>;
|
|
reg-io-width = <4>;
|
|
clock-frequency = <432000000>;
|
|
resets = <&reset2 RTD1295_RSTN_UR2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gic: interrupt-controller@ff011000 {
|
|
compatible = "arm,gic-400";
|
|
reg = <0xff011000 0x1000>,
|
|
<0xff012000 0x2000>,
|
|
<0xff014000 0x2000>,
|
|
<0xff016000 0x2000>;
|
|
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <3>;
|
|
};
|
|
};
|
|
};
|