mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-17 05:06:58 +07:00
6456d4d35e
Since this driver was added to the kernel, the checkpatch script was modified to request that the address of the FSF not be included. Signed-off-by: Larry Finger <Larry.Finger@lwfinger.net> Signed-off-by: Kalle Valo <kvalo@codeaurora.org>
55 lines
2.0 KiB
C
55 lines
2.0 KiB
C
/******************************************************************************
|
|
*
|
|
* Copyright(c) 2009-2012 Realtek Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of version 2 of the GNU General Public License as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* The full GNU General Public License is included in this distribution in the
|
|
* file called LICENSE.
|
|
*
|
|
* Contact Information:
|
|
* wlanfae <wlanfae@realtek.com>
|
|
* Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
|
|
* Hsinchu 300, Taiwan.
|
|
*
|
|
* Created on 2010/ 5/18, 1:41
|
|
*
|
|
* Larry Finger <Larry.Finger@lwfinger.net>
|
|
*
|
|
*****************************************************************************/
|
|
|
|
#ifndef __RTL92CE_TABLE__H_
|
|
#define __RTL92CE_TABLE__H_
|
|
|
|
#include <linux/types.h>
|
|
|
|
#define PHY_REG_2TARRAY_LENGTH 374
|
|
extern u32 RTL8192CEPHY_REG_2TARRAY[PHY_REG_2TARRAY_LENGTH];
|
|
#define PHY_REG_1TARRAY_LENGTH 374
|
|
extern u32 RTL8192CEPHY_REG_1TARRAY[PHY_REG_1TARRAY_LENGTH];
|
|
#define PHY_REG_ARRAY_PGLENGTH 192
|
|
extern u32 RTL8192CEPHY_REG_ARRAY_PG[PHY_REG_ARRAY_PGLENGTH];
|
|
#define RADIOA_2TARRAYLENGTH 282
|
|
extern u32 RTL8192CERADIOA_2TARRAY[RADIOA_2TARRAYLENGTH];
|
|
#define RADIOB_2TARRAYLENGTH 78
|
|
extern u32 RTL8192CE_RADIOB_2TARRAY[RADIOB_2TARRAYLENGTH];
|
|
#define RADIOA_1TARRAYLENGTH 282
|
|
extern u32 RTL8192CE_RADIOA_1TARRAY[RADIOA_1TARRAYLENGTH];
|
|
#define RADIOB_1TARRAYLENGTH 1
|
|
extern u32 RTL8192CE_RADIOB_1TARRAY[RADIOB_1TARRAYLENGTH];
|
|
#define MAC_2T_ARRAYLENGTH 162
|
|
extern u32 RTL8192CEMAC_2T_ARRAY[MAC_2T_ARRAYLENGTH];
|
|
#define AGCTAB_2TARRAYLENGTH 320
|
|
extern u32 RTL8192CEAGCTAB_2TARRAY[AGCTAB_2TARRAYLENGTH];
|
|
#define AGCTAB_1TARRAYLENGTH 320
|
|
extern u32 RTL8192CEAGCTAB_1TARRAY[AGCTAB_1TARRAYLENGTH];
|
|
|
|
#endif
|