mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-19 15:17:02 +07:00
ca4438442e
On most newer Allwinner SoCs, there are two pinctrl devices, the PIO and
R_PIO. PIO covers pin-banks PA to PI (PJ and PK have not been seen),
while R_PIO covers PL to PN. The regulator array only has space for 12
entries, which was designed to cover PA to PL. On the A80, the pin banks
go up to PN, which would be the 14th entry in the regulator array.
However since the driver only needs to track regulators for its own pin
banks, the array only needs to have 9 entries, and also take in to
account the value of pin_base, such that the regulator for the first
pin-bank of the pinctrl device, be it "PA" or "PL" uses the first entry
of the array.
Base the regulator array index on pin_base, such that "PA" for PIO and
"PL" for R_PIO both take the first element within their respective
device's regulator array.
Also decrease the size of the regulator array to 9, just enough to cover
"PA" to "PI".
Fixes:
|
||
|---|---|---|
| .. | ||
| Kconfig | ||
| Makefile | ||
| pinctrl-sun4i-a10.c | ||
| pinctrl-sun5i.c | ||
| pinctrl-sun6i-a31-r.c | ||
| pinctrl-sun6i-a31.c | ||
| pinctrl-sun8i-a23-r.c | ||
| pinctrl-sun8i-a23.c | ||
| pinctrl-sun8i-a33.c | ||
| pinctrl-sun8i-a83t-r.c | ||
| pinctrl-sun8i-a83t.c | ||
| pinctrl-sun8i-h3-r.c | ||
| pinctrl-sun8i-h3.c | ||
| pinctrl-sun8i-v3s.c | ||
| pinctrl-sun9i-a80-r.c | ||
| pinctrl-sun9i-a80.c | ||
| pinctrl-sun50i-a64-r.c | ||
| pinctrl-sun50i-a64.c | ||
| pinctrl-sun50i-h5.c | ||
| pinctrl-sun50i-h6-r.c | ||
| pinctrl-sun50i-h6.c | ||
| pinctrl-suniv-f1c100s.c | ||
| pinctrl-sunxi.c | ||
| pinctrl-sunxi.h | ||