mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-30 09:26:45 +07:00
63b614522c
The only real user was the assembler floppy interrupt handler, which does not need to be in assembly. This makes it so that there are less pieces of code which know about the internal layout of ivector_table[] and friends. Signed-off-by: David S. Miller <davem@davemloft.net>
101 lines
3.2 KiB
C
101 lines
3.2 KiB
C
/* $Id: auxio.h,v 1.3 2001/06/05 08:16:34 davem Exp $
|
|
* auxio.h: Definitions and code for the Auxiliary I/O registers.
|
|
*
|
|
* Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
|
|
*
|
|
* Refactoring for unified NCR/PCIO support 2002 Eric Brower (ebrower@usa.net)
|
|
*/
|
|
#ifndef _SPARC64_AUXIO_H
|
|
#define _SPARC64_AUXIO_H
|
|
|
|
/* AUXIO implementations:
|
|
* sbus-based NCR89C105 "Slavio"
|
|
* LED/Floppy (AUX1) register
|
|
* Power (AUX2) register
|
|
*
|
|
* ebus-based auxio on PCIO
|
|
* LED Auxio Register
|
|
* Power Auxio Register
|
|
*
|
|
* Register definitions from NCR _NCR89C105 Chip Specification_
|
|
*
|
|
* SLAVIO AUX1 @ 0x1900000
|
|
* -------------------------------------------------
|
|
* | (R) | (R) | D | (R) | E | M | T | L |
|
|
* -------------------------------------------------
|
|
* (R) - bit 7:6,4 are reserved and should be masked in s/w
|
|
* D - Floppy Density Sense (1=high density) R/O
|
|
* E - Link Test Enable, directly reflected on AT&T 7213 LTE pin
|
|
* M - Monitor/Mouse Mux, directly reflected on MON_MSE_MUX pin
|
|
* T - Terminal Count: sends TC pulse to 82077 floppy controller
|
|
* L - System LED on front panel (0=off, 1=on)
|
|
*/
|
|
#define AUXIO_AUX1_MASK 0xc0 /* Mask bits */
|
|
#define AUXIO_AUX1_FDENS 0x20 /* Floppy Density Sense */
|
|
#define AUXIO_AUX1_LTE 0x08 /* Link Test Enable */
|
|
#define AUXIO_AUX1_MMUX 0x04 /* Monitor/Mouse Mux */
|
|
#define AUXIO_AUX1_FTCNT 0x02 /* Terminal Count, */
|
|
#define AUXIO_AUX1_LED 0x01 /* System LED */
|
|
|
|
/* SLAVIO AUX2 @ 0x1910000
|
|
* -------------------------------------------------
|
|
* | (R) | (R) | D | (R) | (R) | (R) | C | F |
|
|
* -------------------------------------------------
|
|
* (R) - bits 7:6,4:2 are reserved and should be masked in s/w
|
|
* D - Power Failure Detect (1=power fail)
|
|
* C - Clear Power Failure Detect Int (1=clear)
|
|
* F - Power Off (1=power off)
|
|
*/
|
|
#define AUXIO_AUX2_MASK 0xdc /* Mask Bits */
|
|
#define AUXIO_AUX2_PFAILDET 0x20 /* Power Fail Detect */
|
|
#define AUXIO_AUX2_PFAILCLR 0x02 /* Clear Pwr Fail Det Intr */
|
|
#define AUXIO_AUX2_PWR_OFF 0x01 /* Power Off */
|
|
|
|
/* Register definitions from Sun Microsystems _PCIO_ p/n 802-7837
|
|
*
|
|
* PCIO LED Auxio @ 0x726000
|
|
* -------------------------------------------------
|
|
* | 31:1 Unused | LED |
|
|
* -------------------------------------------------
|
|
* Bits 31:1 unused
|
|
* LED - System LED on front panel (0=off, 1=on)
|
|
*/
|
|
#define AUXIO_PCIO_LED 0x01 /* System LED */
|
|
|
|
/* PCIO Power Auxio @ 0x724000
|
|
* -------------------------------------------------
|
|
* | 31:2 Unused | CPO | SPO |
|
|
* -------------------------------------------------
|
|
* Bits 31:2 unused
|
|
* CPO - Courtesy Power Off (1=off)
|
|
* SPO - System Power Off (1=off)
|
|
*/
|
|
#define AUXIO_PCIO_CPWR_OFF 0x02 /* Courtesy Power Off */
|
|
#define AUXIO_PCIO_SPWR_OFF 0x01 /* System Power Off */
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
extern void __iomem *auxio_register;
|
|
|
|
#define AUXIO_LTE_ON 1
|
|
#define AUXIO_LTE_OFF 0
|
|
|
|
/* auxio_set_lte - Set Link Test Enable (TPE Link Detect)
|
|
*
|
|
* on - AUXIO_LTE_ON or AUXIO_LTE_OFF
|
|
*/
|
|
extern void auxio_set_lte(int on);
|
|
|
|
#define AUXIO_LED_ON 1
|
|
#define AUXIO_LED_OFF 0
|
|
|
|
/* auxio_set_led - Set system front panel LED
|
|
*
|
|
* on - AUXIO_LED_ON or AUXIO_LED_OFF
|
|
*/
|
|
extern void auxio_set_led(int on);
|
|
|
|
#endif /* ifndef __ASSEMBLY__ */
|
|
|
|
#endif /* !(_SPARC64_AUXIO_H) */
|