mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-25 14:20:52 +07:00
3ee802ead2
We've replaced remap_file_pages(2) implementation with emulation. Nobody creates non-linear mapping anymore. Signed-off-by: Kirill A. Shutemov <kirill.shutemov@linux.intel.com> Cc: Ley Foon Tan <lftan@altera.com> Reviewed-by: Tobias Klauser <tklauser@distanz.ch> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
35 lines
1.0 KiB
C
35 lines
1.0 KiB
C
/*
|
|
* Copyright (C) 2011 Tobias Klauser <tklauser@distanz.ch>
|
|
* Copyright (C) 2009 Wind River Systems Inc
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
|
|
#ifndef _ASM_NIOS2_PGTABLE_BITS_H
|
|
#define _ASM_NIOS2_PGTABLE_BITS_H
|
|
|
|
/*
|
|
* These are actual hardware defined protection bits in the tlbacc register
|
|
* which looks like this:
|
|
*
|
|
* 31 30 ... 26 25 24 23 22 21 20 19 18 ... 1 0
|
|
* ignored........ C R W X G PFN............
|
|
*/
|
|
#define _PAGE_GLOBAL (1<<20)
|
|
#define _PAGE_EXEC (1<<21)
|
|
#define _PAGE_WRITE (1<<22)
|
|
#define _PAGE_READ (1<<23)
|
|
#define _PAGE_CACHED (1<<24) /* C: data access cacheable */
|
|
|
|
/*
|
|
* Software defined bits. They are ignored by the hardware and always read back
|
|
* as zero, but can be written as non-zero.
|
|
*/
|
|
#define _PAGE_PRESENT (1<<25) /* PTE contains a translation */
|
|
#define _PAGE_ACCESSED (1<<26) /* page referenced */
|
|
#define _PAGE_DIRTY (1<<27) /* dirty page */
|
|
|
|
#endif /* _ASM_NIOS2_PGTABLE_BITS_H */
|