mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-03 04:26:54 +07:00
6b0b594bb8
This patch makes numerous miscellaneous code improvements to the QE library.
1. Remove struct ucc_common and merge ucc_init_guemr() into ucc_set_type()
(every caller of ucc_init_guemr() also calls ucc_set_type()). Modify all
callers of ucc_set_type() accordingly.
2. Remove the unused enum ucc_pram_initial_offset.
3. Refactor qe_setbrg(), also implement work-around for errata QE_General4.
4. Several printk() calls were missing the terminating \n.
5. Add __iomem where needed, and change u16 to __be16 and u32 to __be32 where
appropriate.
6. In ucc_slow_init() the RBASE and TBASE registers in the PRAM were programmed
with the wrong value.
7. Add the protocol type to struct us_info and updated ucc_slow_init() to
use it, instead of always programming QE_CR_PROTOCOL_UNSPECIFIED.
8. Rename ucc_slow_restart_x() to ucc_slow_restart_tx()
9. Add several macros in qe.h (mostly for slow UCC support, but also to
standardize some naming convention) and remove several unused macros.
10. Update ucc_geth.c to use the new macros.
11. Add ucc_slow_info.protocol to specify which QE_CR_PROTOCOL_xxx protcol
to use when initializing the UCC in ucc_slow_init().
12. Rename ucc_slow_pram.rfcr to rbmr and ucc_slow_pram.tfcr to tbmr, since
these are the real names of the registers.
13. Use the setbits, clrbits, and clrsetbits where appropriate.
14. Refactor ucc_set_qe_mux_rxtx().
15. Remove all instances of 'volatile'.
16. Simplify get_cmxucr_reg();
17. Replace qe_mux.cmxucrX with qe_mux.cmxucr[].
18. Updated struct ucc_geth because struct ucc_fast is not padded any more.
Signed-off-by: Timur Tabi <timur@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
216 lines
5.4 KiB
C
216 lines
5.4 KiB
C
/*
|
|
* arch/powerpc/sysdev/qe_lib/ucc.c
|
|
*
|
|
* QE UCC API Set - UCC specific routines implementations.
|
|
*
|
|
* Copyright (C) 2006 Freescale Semicondutor, Inc. All rights reserved.
|
|
*
|
|
* Authors: Shlomi Gridish <gridish@freescale.com>
|
|
* Li Yang <leoli@freescale.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/stddef.h>
|
|
#include <linux/module.h>
|
|
|
|
#include <asm/irq.h>
|
|
#include <asm/io.h>
|
|
#include <asm/immap_qe.h>
|
|
#include <asm/qe.h>
|
|
#include <asm/ucc.h>
|
|
|
|
static DEFINE_SPINLOCK(ucc_lock);
|
|
|
|
int ucc_set_qe_mux_mii_mng(unsigned int ucc_num)
|
|
{
|
|
unsigned long flags;
|
|
|
|
if (ucc_num > UCC_MAX_NUM - 1)
|
|
return -EINVAL;
|
|
|
|
spin_lock_irqsave(&ucc_lock, flags);
|
|
clrsetbits_be32(&qe_immr->qmx.cmxgcr, QE_CMXGCR_MII_ENET_MNG,
|
|
ucc_num << QE_CMXGCR_MII_ENET_MNG_SHIFT);
|
|
spin_unlock_irqrestore(&ucc_lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
EXPORT_SYMBOL(ucc_set_qe_mux_mii_mng);
|
|
|
|
/* Configure the UCC to either Slow or Fast.
|
|
*
|
|
* A given UCC can be figured to support either "slow" devices (e.g. UART)
|
|
* or "fast" devices (e.g. Ethernet).
|
|
*
|
|
* 'ucc_num' is the UCC number, from 0 - 7.
|
|
*
|
|
* This function also sets the UCC_GUEMR_SET_RESERVED3 bit because that bit
|
|
* must always be set to 1.
|
|
*/
|
|
int ucc_set_type(unsigned int ucc_num, enum ucc_speed_type speed)
|
|
{
|
|
u8 __iomem *guemr;
|
|
|
|
/* The GUEMR register is at the same location for both slow and fast
|
|
devices, so we just use uccX.slow.guemr. */
|
|
switch (ucc_num) {
|
|
case 0: guemr = &qe_immr->ucc1.slow.guemr;
|
|
break;
|
|
case 1: guemr = &qe_immr->ucc2.slow.guemr;
|
|
break;
|
|
case 2: guemr = &qe_immr->ucc3.slow.guemr;
|
|
break;
|
|
case 3: guemr = &qe_immr->ucc4.slow.guemr;
|
|
break;
|
|
case 4: guemr = &qe_immr->ucc5.slow.guemr;
|
|
break;
|
|
case 5: guemr = &qe_immr->ucc6.slow.guemr;
|
|
break;
|
|
case 6: guemr = &qe_immr->ucc7.slow.guemr;
|
|
break;
|
|
case 7: guemr = &qe_immr->ucc8.slow.guemr;
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
clrsetbits_8(guemr, UCC_GUEMR_MODE_MASK,
|
|
UCC_GUEMR_SET_RESERVED3 | speed);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void get_cmxucr_reg(unsigned int ucc_num, __be32 **cmxucr,
|
|
unsigned int *reg_num, unsigned int *shift)
|
|
{
|
|
unsigned int cmx = ((ucc_num & 1) << 1) + (ucc_num > 3);
|
|
|
|
*reg_num = cmx + 1;
|
|
*cmxucr = &qe_immr->qmx.cmxucr[cmx];
|
|
*shift = 16 - 8 * (ucc_num & 2);
|
|
}
|
|
|
|
int ucc_mux_set_grant_tsa_bkpt(unsigned int ucc_num, int set, u32 mask)
|
|
{
|
|
__be32 *cmxucr;
|
|
unsigned int reg_num;
|
|
unsigned int shift;
|
|
|
|
/* check if the UCC number is in range. */
|
|
if (ucc_num > UCC_MAX_NUM - 1)
|
|
return -EINVAL;
|
|
|
|
get_cmxucr_reg(ucc_num, &cmxucr, ®_num, &shift);
|
|
|
|
if (set)
|
|
setbits32(cmxucr, mask << shift);
|
|
else
|
|
clrbits32(cmxucr, mask << shift);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int ucc_set_qe_mux_rxtx(unsigned int ucc_num, enum qe_clock clock,
|
|
enum comm_dir mode)
|
|
{
|
|
__be32 *cmxucr;
|
|
unsigned int reg_num;
|
|
unsigned int shift;
|
|
u32 clock_bits = 0;
|
|
|
|
/* check if the UCC number is in range. */
|
|
if (ucc_num > UCC_MAX_NUM - 1)
|
|
return -EINVAL;
|
|
|
|
/* The communications direction must be RX or TX */
|
|
if (!((mode == COMM_DIR_RX) || (mode == COMM_DIR_TX)))
|
|
return -EINVAL;
|
|
|
|
get_cmxucr_reg(ucc_num, &cmxucr, ®_num, &shift);
|
|
|
|
switch (reg_num) {
|
|
case 1:
|
|
switch (clock) {
|
|
case QE_BRG1: clock_bits = 1; break;
|
|
case QE_BRG2: clock_bits = 2; break;
|
|
case QE_BRG7: clock_bits = 3; break;
|
|
case QE_BRG8: clock_bits = 4; break;
|
|
case QE_CLK9: clock_bits = 5; break;
|
|
case QE_CLK10: clock_bits = 6; break;
|
|
case QE_CLK11: clock_bits = 7; break;
|
|
case QE_CLK12: clock_bits = 8; break;
|
|
case QE_CLK15: clock_bits = 9; break;
|
|
case QE_CLK16: clock_bits = 10; break;
|
|
default: break;
|
|
}
|
|
break;
|
|
case 2:
|
|
switch (clock) {
|
|
case QE_BRG5: clock_bits = 1; break;
|
|
case QE_BRG6: clock_bits = 2; break;
|
|
case QE_BRG7: clock_bits = 3; break;
|
|
case QE_BRG8: clock_bits = 4; break;
|
|
case QE_CLK13: clock_bits = 5; break;
|
|
case QE_CLK14: clock_bits = 6; break;
|
|
case QE_CLK19: clock_bits = 7; break;
|
|
case QE_CLK20: clock_bits = 8; break;
|
|
case QE_CLK15: clock_bits = 9; break;
|
|
case QE_CLK16: clock_bits = 10; break;
|
|
default: break;
|
|
}
|
|
break;
|
|
case 3:
|
|
switch (clock) {
|
|
case QE_BRG9: clock_bits = 1; break;
|
|
case QE_BRG10: clock_bits = 2; break;
|
|
case QE_BRG15: clock_bits = 3; break;
|
|
case QE_BRG16: clock_bits = 4; break;
|
|
case QE_CLK3: clock_bits = 5; break;
|
|
case QE_CLK4: clock_bits = 6; break;
|
|
case QE_CLK17: clock_bits = 7; break;
|
|
case QE_CLK18: clock_bits = 8; break;
|
|
case QE_CLK7: clock_bits = 9; break;
|
|
case QE_CLK8: clock_bits = 10; break;
|
|
case QE_CLK16: clock_bits = 11; break;
|
|
default: break;
|
|
}
|
|
break;
|
|
case 4:
|
|
switch (clock) {
|
|
case QE_BRG13: clock_bits = 1; break;
|
|
case QE_BRG14: clock_bits = 2; break;
|
|
case QE_BRG15: clock_bits = 3; break;
|
|
case QE_BRG16: clock_bits = 4; break;
|
|
case QE_CLK5: clock_bits = 5; break;
|
|
case QE_CLK6: clock_bits = 6; break;
|
|
case QE_CLK21: clock_bits = 7; break;
|
|
case QE_CLK22: clock_bits = 8; break;
|
|
case QE_CLK7: clock_bits = 9; break;
|
|
case QE_CLK8: clock_bits = 10; break;
|
|
case QE_CLK16: clock_bits = 11; break;
|
|
default: break;
|
|
}
|
|
break;
|
|
default: break;
|
|
}
|
|
|
|
/* Check for invalid combination of clock and UCC number */
|
|
if (!clock_bits)
|
|
return -ENOENT;
|
|
|
|
if (mode == COMM_DIR_RX)
|
|
shift += 4;
|
|
|
|
clrsetbits_be32(cmxucr, QE_CMXUCR_TX_CLK_SRC_MASK << shift,
|
|
clock_bits << shift);
|
|
|
|
return 0;
|
|
}
|