mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-21 13:58:41 +07:00
c80dfd9bf5
Add CRG driver for Hi3516CV300 SoC. CRG(Clock and Reset Generator) module generates clock and reset signals used by other module blocks on SoC. Signed-off-by: Pan Wen <wenpan@hisilicon.com> Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
44 lines
1.1 KiB
Plaintext
44 lines
1.1 KiB
Plaintext
config COMMON_CLK_HI3516CV300
|
|
tristate "HI3516CV300 Clock Driver"
|
|
depends on ARCH_HISI || COMPILE_TEST
|
|
select RESET_HISI
|
|
default ARCH_HISI
|
|
help
|
|
Build the clock driver for hi3516cv300.
|
|
|
|
config COMMON_CLK_HI3519
|
|
tristate "Hi3519 Clock Driver"
|
|
depends on ARCH_HISI || COMPILE_TEST
|
|
select RESET_HISI
|
|
default ARCH_HISI
|
|
help
|
|
Build the clock driver for hi3519.
|
|
|
|
config COMMON_CLK_HI3798CV200
|
|
tristate "Hi3798CV200 Clock Driver"
|
|
depends on ARCH_HISI || COMPILE_TEST
|
|
select RESET_HISI
|
|
default ARCH_HISI
|
|
help
|
|
Build the clock driver for hi3798cv200.
|
|
|
|
config COMMON_CLK_HI6220
|
|
bool "Hi6220 Clock Driver"
|
|
depends on ARCH_HISI || COMPILE_TEST
|
|
default ARCH_HISI
|
|
help
|
|
Build the Hisilicon Hi6220 clock driver based on the common clock framework.
|
|
|
|
config RESET_HISI
|
|
bool "HiSilicon Reset Controller Driver"
|
|
depends on ARCH_HISI || COMPILE_TEST
|
|
select RESET_CONTROLLER
|
|
help
|
|
Build reset controller driver for HiSilicon device chipsets.
|
|
|
|
config STUB_CLK_HI6220
|
|
bool "Hi6220 Stub Clock Driver"
|
|
depends on COMMON_CLK_HI6220 && MAILBOX
|
|
help
|
|
Build the Hisilicon Hi6220 stub clock driver.
|