mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-22 20:53:00 +07:00
dccfd1e439
Device tree and bindings updates for 3.12. General additions of various on-chip and on-board peripherals on various platforms as support gets added. Some of the bigger changes are: - Addition of (new) PCI-e support on Tegra. - More Tegra4 support, including PMC configuration for Dalmore. - Addition of a new board for Exynos4 (trats2) and more bindings for 4x12 IP. - Addition of Allwinner A20 and A31 SoC and board files. - Move of the ST Ericsson device tree files to now use ste-* prefix. - More move of hardware description of shmobile platforms to DT. - Two new board dts files for Freescale MXs. -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.11 (GNU/Linux) iQIcBAABAgAGBQJSKhJrAAoJEIwa5zzehBx3O6YP/AzskDtXdgdaopgZXVQxCIhE svby8xG2pcFvuAYEv7KNwgk02oC+B5JrUj7ZG42IOPeVo4HN7k80ehxmP5MZwnqs LpvBRXqUGAzEoJRhCD/lF4tuw+J5R/XgVWkIVz4nQ8tLdsSWJ3QY5LSS6ePTP6Qi 2B3AbeW/7DSada7lHJE9CqIX5xienLo4YgfCWXHNT8ouFGfqKjBxqIbCFyvzrGfs jSsIsqy1IO0hnk61yHtbPCRl9FJg2rbVwqHBZvKHMW0ls19Q42chlK/dPO5JCb4w VWMqbdOr8fnbqzicVqUPbShYZjgEd5I6PUgZMXJqEacgX9dj3SfOOtcR9kfrntHE of7Wi3FzVzWTzclRnub9nHrBIwvThAr+WX+mvbZrD+tuQte8qkFZXO9mw5/hRA7M K1O1HgaH1R1Xcdo69EWx9o94NYJ9Vs9F6wmS2+nb1B8u83Ee2Uq0GES5oyYqhU56 qg8FOMYUBDwXlHpjt1qiSwAYrabdCyxMx8lt351bxmiyKRFx0hmyGsv6HvlHJ7Oz hn6xHcNyIoCIuOvWxiLmKKU2ameDn16uSd71MSwomnQ+U4V+QzoqQ4QDgYD6Sgd5 5fln3OYV3JniWeYFw9DkSLKQTYBodz06wA+XOurcNWs3Ls0E9GilKFixKC6GoEVC uIywadgelMfDux8GGD3x =1GuI -----END PGP SIGNATURE----- Merge tag 'dt-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc Pull ARM SoC DT updates from Olof Johansson: "Device tree and bindings updates for 3.12. General additions of various on-chip and on-board peripherals on various platforms as support gets added. Some of the bigger changes are: - Addition of (new) PCI-e support on Tegra. - More Tegra4 support, including PMC configuration for Dalmore. - Addition of a new board for Exynos4 (trats2) and more bindings for 4x12 IP. - Addition of Allwinner A20 and A31 SoC and board files. - Move of the ST Ericsson device tree files to now use ste-* prefix. - More move of hardware description of shmobile platforms to DT. - Two new board dts files for Freescale MXs" * tag 'dt-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (177 commits) dts: Rename DW APB timer compatible strings dts: Deprecate ALTR as a vendor prefix of: add vendor prefix for Altera Corp. ARM: at91/dt: sam9x5ek: add sound configuration ARM: at91/dt: sam9x5ek: enable SSC ARM: at91/dt: sam9x5ek: add WM8731 codec ARM: at91/dt: sam9x5: add SSC DMA parameters ARM: at91/dt: add at91rm9200 PQFP package version ARM: at91: at91rm9200: set default mmc0 pinctrl-names ARM: at91: at91sam9n12: correct pin number of gpio-key ARM: at91: at91sam9n12: add qt1070 support ARM: at91: at91sam9n12: add pinctrl of TWI ARM: at91: Add PMU support for sama5d3 ARM: at91: at91sam9260: add missing pinctrl-names on mmc ARM: tegra: configure power off for Dalmore ARM: DT: binding fixup to align with vendor-prefixes.txt (DT) ARM: dts: add sdio blocks to bcm28155-ap board ARM: dts: align sdio numbers to HW definition ARM: sun7i: Add Olimex A20-Olinuxino-Micro support ARM: sun7i: Add Allwinner A20 DTSI ...
301 lines
7.2 KiB
C
301 lines
7.2 KiB
C
/*
|
|
* Altera SPI driver
|
|
*
|
|
* Copyright (C) 2008 Thomas Chou <thomas@wytron.com.tw>
|
|
*
|
|
* Based on spi_s3c24xx.c, which is:
|
|
* Copyright (c) 2006 Ben Dooks
|
|
* Copyright (c) 2006 Simtec Electronics
|
|
* Ben Dooks <ben@simtec.co.uk>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/module.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/spi/spi.h>
|
|
#include <linux/spi/spi_bitbang.h>
|
|
#include <linux/io.h>
|
|
#include <linux/of.h>
|
|
|
|
#define DRV_NAME "spi_altera"
|
|
|
|
#define ALTERA_SPI_RXDATA 0
|
|
#define ALTERA_SPI_TXDATA 4
|
|
#define ALTERA_SPI_STATUS 8
|
|
#define ALTERA_SPI_CONTROL 12
|
|
#define ALTERA_SPI_SLAVE_SEL 20
|
|
|
|
#define ALTERA_SPI_STATUS_ROE_MSK 0x8
|
|
#define ALTERA_SPI_STATUS_TOE_MSK 0x10
|
|
#define ALTERA_SPI_STATUS_TMT_MSK 0x20
|
|
#define ALTERA_SPI_STATUS_TRDY_MSK 0x40
|
|
#define ALTERA_SPI_STATUS_RRDY_MSK 0x80
|
|
#define ALTERA_SPI_STATUS_E_MSK 0x100
|
|
|
|
#define ALTERA_SPI_CONTROL_IROE_MSK 0x8
|
|
#define ALTERA_SPI_CONTROL_ITOE_MSK 0x10
|
|
#define ALTERA_SPI_CONTROL_ITRDY_MSK 0x40
|
|
#define ALTERA_SPI_CONTROL_IRRDY_MSK 0x80
|
|
#define ALTERA_SPI_CONTROL_IE_MSK 0x100
|
|
#define ALTERA_SPI_CONTROL_SSO_MSK 0x400
|
|
|
|
struct altera_spi {
|
|
/* bitbang has to be first */
|
|
struct spi_bitbang bitbang;
|
|
struct completion done;
|
|
|
|
void __iomem *base;
|
|
int irq;
|
|
int len;
|
|
int count;
|
|
int bytes_per_word;
|
|
unsigned long imr;
|
|
|
|
/* data buffers */
|
|
const unsigned char *tx;
|
|
unsigned char *rx;
|
|
};
|
|
|
|
static inline struct altera_spi *altera_spi_to_hw(struct spi_device *sdev)
|
|
{
|
|
return spi_master_get_devdata(sdev->master);
|
|
}
|
|
|
|
static void altera_spi_chipsel(struct spi_device *spi, int value)
|
|
{
|
|
struct altera_spi *hw = altera_spi_to_hw(spi);
|
|
|
|
if (spi->mode & SPI_CS_HIGH) {
|
|
switch (value) {
|
|
case BITBANG_CS_INACTIVE:
|
|
writel(1 << spi->chip_select,
|
|
hw->base + ALTERA_SPI_SLAVE_SEL);
|
|
hw->imr |= ALTERA_SPI_CONTROL_SSO_MSK;
|
|
writel(hw->imr, hw->base + ALTERA_SPI_CONTROL);
|
|
break;
|
|
|
|
case BITBANG_CS_ACTIVE:
|
|
hw->imr &= ~ALTERA_SPI_CONTROL_SSO_MSK;
|
|
writel(hw->imr, hw->base + ALTERA_SPI_CONTROL);
|
|
writel(0, hw->base + ALTERA_SPI_SLAVE_SEL);
|
|
break;
|
|
}
|
|
} else {
|
|
switch (value) {
|
|
case BITBANG_CS_INACTIVE:
|
|
hw->imr &= ~ALTERA_SPI_CONTROL_SSO_MSK;
|
|
writel(hw->imr, hw->base + ALTERA_SPI_CONTROL);
|
|
break;
|
|
|
|
case BITBANG_CS_ACTIVE:
|
|
writel(1 << spi->chip_select,
|
|
hw->base + ALTERA_SPI_SLAVE_SEL);
|
|
hw->imr |= ALTERA_SPI_CONTROL_SSO_MSK;
|
|
writel(hw->imr, hw->base + ALTERA_SPI_CONTROL);
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
static inline unsigned int hw_txbyte(struct altera_spi *hw, int count)
|
|
{
|
|
if (hw->tx) {
|
|
switch (hw->bytes_per_word) {
|
|
case 1:
|
|
return hw->tx[count];
|
|
case 2:
|
|
return (hw->tx[count * 2]
|
|
| (hw->tx[count * 2 + 1] << 8));
|
|
}
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int altera_spi_txrx(struct spi_device *spi, struct spi_transfer *t)
|
|
{
|
|
struct altera_spi *hw = altera_spi_to_hw(spi);
|
|
|
|
hw->tx = t->tx_buf;
|
|
hw->rx = t->rx_buf;
|
|
hw->count = 0;
|
|
hw->bytes_per_word = DIV_ROUND_UP(t->bits_per_word, 8);
|
|
hw->len = t->len / hw->bytes_per_word;
|
|
|
|
if (hw->irq >= 0) {
|
|
/* enable receive interrupt */
|
|
hw->imr |= ALTERA_SPI_CONTROL_IRRDY_MSK;
|
|
writel(hw->imr, hw->base + ALTERA_SPI_CONTROL);
|
|
|
|
/* send the first byte */
|
|
writel(hw_txbyte(hw, 0), hw->base + ALTERA_SPI_TXDATA);
|
|
|
|
wait_for_completion(&hw->done);
|
|
/* disable receive interrupt */
|
|
hw->imr &= ~ALTERA_SPI_CONTROL_IRRDY_MSK;
|
|
writel(hw->imr, hw->base + ALTERA_SPI_CONTROL);
|
|
} else {
|
|
while (hw->count < hw->len) {
|
|
unsigned int rxd;
|
|
|
|
writel(hw_txbyte(hw, hw->count),
|
|
hw->base + ALTERA_SPI_TXDATA);
|
|
|
|
while (!(readl(hw->base + ALTERA_SPI_STATUS) &
|
|
ALTERA_SPI_STATUS_RRDY_MSK))
|
|
cpu_relax();
|
|
|
|
rxd = readl(hw->base + ALTERA_SPI_RXDATA);
|
|
if (hw->rx) {
|
|
switch (hw->bytes_per_word) {
|
|
case 1:
|
|
hw->rx[hw->count] = rxd;
|
|
break;
|
|
case 2:
|
|
hw->rx[hw->count * 2] = rxd;
|
|
hw->rx[hw->count * 2 + 1] = rxd >> 8;
|
|
break;
|
|
}
|
|
}
|
|
|
|
hw->count++;
|
|
}
|
|
}
|
|
|
|
return hw->count * hw->bytes_per_word;
|
|
}
|
|
|
|
static irqreturn_t altera_spi_irq(int irq, void *dev)
|
|
{
|
|
struct altera_spi *hw = dev;
|
|
unsigned int rxd;
|
|
|
|
rxd = readl(hw->base + ALTERA_SPI_RXDATA);
|
|
if (hw->rx) {
|
|
switch (hw->bytes_per_word) {
|
|
case 1:
|
|
hw->rx[hw->count] = rxd;
|
|
break;
|
|
case 2:
|
|
hw->rx[hw->count * 2] = rxd;
|
|
hw->rx[hw->count * 2 + 1] = rxd >> 8;
|
|
break;
|
|
}
|
|
}
|
|
|
|
hw->count++;
|
|
|
|
if (hw->count < hw->len)
|
|
writel(hw_txbyte(hw, hw->count), hw->base + ALTERA_SPI_TXDATA);
|
|
else
|
|
complete(&hw->done);
|
|
|
|
return IRQ_HANDLED;
|
|
}
|
|
|
|
static int altera_spi_probe(struct platform_device *pdev)
|
|
{
|
|
struct altera_spi_platform_data *platp = dev_get_platdata(&pdev->dev);
|
|
struct altera_spi *hw;
|
|
struct spi_master *master;
|
|
struct resource *res;
|
|
int err = -ENODEV;
|
|
|
|
master = spi_alloc_master(&pdev->dev, sizeof(struct altera_spi));
|
|
if (!master)
|
|
return err;
|
|
|
|
/* setup the master state. */
|
|
master->bus_num = pdev->id;
|
|
master->num_chipselect = 16;
|
|
master->mode_bits = SPI_CS_HIGH;
|
|
|
|
hw = spi_master_get_devdata(master);
|
|
platform_set_drvdata(pdev, hw);
|
|
|
|
/* setup the state for the bitbang driver */
|
|
hw->bitbang.master = spi_master_get(master);
|
|
if (!hw->bitbang.master)
|
|
return err;
|
|
hw->bitbang.chipselect = altera_spi_chipsel;
|
|
hw->bitbang.txrx_bufs = altera_spi_txrx;
|
|
|
|
/* find and map our resources */
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
hw->base = devm_ioremap_resource(&pdev->dev, res);
|
|
if (IS_ERR(hw->base)) {
|
|
err = PTR_ERR(hw->base);
|
|
goto exit;
|
|
}
|
|
/* program defaults into the registers */
|
|
hw->imr = 0; /* disable spi interrupts */
|
|
writel(hw->imr, hw->base + ALTERA_SPI_CONTROL);
|
|
writel(0, hw->base + ALTERA_SPI_STATUS); /* clear status reg */
|
|
if (readl(hw->base + ALTERA_SPI_STATUS) & ALTERA_SPI_STATUS_RRDY_MSK)
|
|
readl(hw->base + ALTERA_SPI_RXDATA); /* flush rxdata */
|
|
/* irq is optional */
|
|
hw->irq = platform_get_irq(pdev, 0);
|
|
if (hw->irq >= 0) {
|
|
init_completion(&hw->done);
|
|
err = devm_request_irq(&pdev->dev, hw->irq, altera_spi_irq, 0,
|
|
pdev->name, hw);
|
|
if (err)
|
|
goto exit;
|
|
}
|
|
/* find platform data */
|
|
if (!platp)
|
|
hw->bitbang.master->dev.of_node = pdev->dev.of_node;
|
|
|
|
/* register our spi controller */
|
|
err = spi_bitbang_start(&hw->bitbang);
|
|
if (err)
|
|
goto exit;
|
|
dev_info(&pdev->dev, "base %p, irq %d\n", hw->base, hw->irq);
|
|
|
|
return 0;
|
|
exit:
|
|
spi_master_put(master);
|
|
return err;
|
|
}
|
|
|
|
static int altera_spi_remove(struct platform_device *dev)
|
|
{
|
|
struct altera_spi *hw = platform_get_drvdata(dev);
|
|
struct spi_master *master = hw->bitbang.master;
|
|
|
|
spi_bitbang_stop(&hw->bitbang);
|
|
spi_master_put(master);
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_OF
|
|
static const struct of_device_id altera_spi_match[] = {
|
|
{ .compatible = "ALTR,spi-1.0", },
|
|
{ .compatible = "altr,spi-1.0", },
|
|
{},
|
|
};
|
|
MODULE_DEVICE_TABLE(of, altera_spi_match);
|
|
#endif /* CONFIG_OF */
|
|
|
|
static struct platform_driver altera_spi_driver = {
|
|
.probe = altera_spi_probe,
|
|
.remove = altera_spi_remove,
|
|
.driver = {
|
|
.name = DRV_NAME,
|
|
.owner = THIS_MODULE,
|
|
.pm = NULL,
|
|
.of_match_table = of_match_ptr(altera_spi_match),
|
|
},
|
|
};
|
|
module_platform_driver(altera_spi_driver);
|
|
|
|
MODULE_DESCRIPTION("Altera SPI driver");
|
|
MODULE_AUTHOR("Thomas Chou <thomas@wytron.com.tw>");
|
|
MODULE_LICENSE("GPL");
|
|
MODULE_ALIAS("platform:" DRV_NAME);
|