mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-24 09:47:12 +07:00
c783390a0e
Add support for XLR and XLS processors in MIPS Oprofile code. These processors are multi-threaded and have two counters per core. Each counter can track either all the events in the core (global mode), or events in just one thread. We use the counters in the global mode, and use only the first thread in each core to handle the configuration etc. Signed-off-by: Madhusudan Bhat <mbhat@netlogicmicro.com> Signed-off-by: Jayachandran C <jchandra@broadcom.com> Patchwork: http://patchwork.linux-mips.org/patch/4471 Signed-off-by: John Crispin <blogic@openwrt.org>
134 lines
2.9 KiB
C
134 lines
2.9 KiB
C
/*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 2004, 2005 Ralf Baechle
|
|
* Copyright (C) 2005 MIPS Technologies, Inc.
|
|
*/
|
|
#include <linux/compiler.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/init.h>
|
|
#include <linux/oprofile.h>
|
|
#include <linux/smp.h>
|
|
#include <asm/cpu-info.h>
|
|
|
|
#include "op_impl.h"
|
|
|
|
extern struct op_mips_model op_model_mipsxx_ops __weak;
|
|
extern struct op_mips_model op_model_rm9000_ops __weak;
|
|
extern struct op_mips_model op_model_loongson2_ops __weak;
|
|
|
|
static struct op_mips_model *model;
|
|
|
|
static struct op_counter_config ctr[20];
|
|
|
|
static int op_mips_setup(void)
|
|
{
|
|
/* Pre-compute the values to stuff in the hardware registers. */
|
|
model->reg_setup(ctr);
|
|
|
|
/* Configure the registers on all cpus. */
|
|
on_each_cpu(model->cpu_setup, NULL, 1);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int op_mips_create_files(struct super_block *sb, struct dentry *root)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < model->num_counters; ++i) {
|
|
struct dentry *dir;
|
|
char buf[4];
|
|
|
|
snprintf(buf, sizeof buf, "%d", i);
|
|
dir = oprofilefs_mkdir(sb, root, buf);
|
|
|
|
oprofilefs_create_ulong(sb, dir, "enabled", &ctr[i].enabled);
|
|
oprofilefs_create_ulong(sb, dir, "event", &ctr[i].event);
|
|
oprofilefs_create_ulong(sb, dir, "count", &ctr[i].count);
|
|
oprofilefs_create_ulong(sb, dir, "kernel", &ctr[i].kernel);
|
|
oprofilefs_create_ulong(sb, dir, "user", &ctr[i].user);
|
|
oprofilefs_create_ulong(sb, dir, "exl", &ctr[i].exl);
|
|
/* Dummy. */
|
|
oprofilefs_create_ulong(sb, dir, "unit_mask", &ctr[i].unit_mask);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int op_mips_start(void)
|
|
{
|
|
on_each_cpu(model->cpu_start, NULL, 1);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void op_mips_stop(void)
|
|
{
|
|
/* Disable performance monitoring for all counters. */
|
|
on_each_cpu(model->cpu_stop, NULL, 1);
|
|
}
|
|
|
|
int __init oprofile_arch_init(struct oprofile_operations *ops)
|
|
{
|
|
struct op_mips_model *lmodel = NULL;
|
|
int res;
|
|
|
|
switch (current_cpu_type()) {
|
|
case CPU_5KC:
|
|
case CPU_M14KC:
|
|
case CPU_20KC:
|
|
case CPU_24K:
|
|
case CPU_25KF:
|
|
case CPU_34K:
|
|
case CPU_1004K:
|
|
case CPU_74K:
|
|
case CPU_LOONGSON1:
|
|
case CPU_SB1:
|
|
case CPU_SB1A:
|
|
case CPU_R10000:
|
|
case CPU_R12000:
|
|
case CPU_R14000:
|
|
case CPU_XLR:
|
|
lmodel = &op_model_mipsxx_ops;
|
|
break;
|
|
|
|
case CPU_RM9000:
|
|
lmodel = &op_model_rm9000_ops;
|
|
break;
|
|
case CPU_LOONGSON2:
|
|
lmodel = &op_model_loongson2_ops;
|
|
break;
|
|
};
|
|
|
|
if (!lmodel)
|
|
return -ENODEV;
|
|
|
|
res = lmodel->init();
|
|
if (res)
|
|
return res;
|
|
|
|
model = lmodel;
|
|
|
|
ops->create_files = op_mips_create_files;
|
|
ops->setup = op_mips_setup;
|
|
//ops->shutdown = op_mips_shutdown;
|
|
ops->start = op_mips_start;
|
|
ops->stop = op_mips_stop;
|
|
ops->cpu_type = lmodel->cpu_type;
|
|
ops->backtrace = op_mips_backtrace;
|
|
|
|
printk(KERN_INFO "oprofile: using %s performance monitoring.\n",
|
|
lmodel->cpu_type);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void oprofile_arch_exit(void)
|
|
{
|
|
if (model)
|
|
model->exit();
|
|
}
|