mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
c618a3a93b
Description of DRA7 Errata i932: In rare circumstances DPLL_VIDEO1 and DPLL_VIDEO2 PLL's may not lock on the first attempt during DSS initialization. When this occurs, a subsequent attempt to relock the PLL will result in PLL successfully locking. This patch does the following as per the errata recommendation: - retries locking the PLL upto 20 times. - The time to wait for a PLL lock set to 1000 REFCLK cycles. We use usleep_range to wait for 1000 REFCLK cycles in the us range. This tight constraint is imposed as a lock later than 1000 REFCLK cycles may have high jitter. - Criteria for PLL lock is extended from check on just the PLL_LOCK bit to check on 6 PLL_STATUS bits. Silicon Versions Impacted: DRA71, DRA72, DRA74, DRA76 - All silicon revisions AM57x - All silicon revisions OMAP4/5 are not impacted by this errata Signed-off-by: Venkateswara Rao Mandela <venkat.mandela@ti.com> [tomi.valkeinen@ti.com: ported to v4.14] Signed-off-by: Tomi Valkeinen <tomi.valkeinen@ti.com> |
||
---|---|---|
.. | ||
displays | ||
dss | ||
Kconfig | ||
Makefile | ||
omap_connector.c | ||
omap_connector.h | ||
omap_crtc.c | ||
omap_crtc.h | ||
omap_debugfs.c | ||
omap_dmm_priv.h | ||
omap_dmm_tiler.c | ||
omap_dmm_tiler.h | ||
omap_drv.c | ||
omap_drv.h | ||
omap_encoder.c | ||
omap_encoder.h | ||
omap_fb.c | ||
omap_fb.h | ||
omap_fbdev.c | ||
omap_fbdev.h | ||
omap_gem_dmabuf.c | ||
omap_gem.c | ||
omap_gem.h | ||
omap_irq.c | ||
omap_irq.h | ||
omap_plane.c | ||
omap_plane.h | ||
tcm-sita.c | ||
tcm-sita.h | ||
tcm.h | ||
TODO |