mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 03:35:27 +07:00
c4ff2adeb1
Enable pwrap and MT6380 on mt7622-rfb1 board. Also add all mt6380 regulator nodes in an alone file to allow similar boards using MT6380 able to resue the configuration. Signed-off-by: Sean Wang <sean.wang@mediatek.com> Cc: Mark Brown <broonie@kernel.org> Cc: Matthias Brugger <matthias.bgg@gmail.com> Cc: Philippe Ombredanne <pombredanne@nexb.com> Acked-by: Philippe Ombredanne <pombredanne@nexb.com> [mb: add missing space] Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
236 lines
3.4 KiB
Plaintext
236 lines
3.4 KiB
Plaintext
/*
|
|
* Copyright (c) 2017 MediaTek Inc.
|
|
* Author: Ming Huang <ming.huang@mediatek.com>
|
|
* Sean Wang <sean.wang@mediatek.com>
|
|
*
|
|
* SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
#include "mt7622.dtsi"
|
|
#include "mt6380.dtsi"
|
|
|
|
/ {
|
|
model = "MediaTek MT7622 RFB1 board";
|
|
compatible = "mediatek,mt7622-rfb1", "mediatek,mt7622";
|
|
|
|
chosen {
|
|
bootargs = "console=ttyS0,115200n1";
|
|
};
|
|
|
|
gpio-keys {
|
|
compatible = "gpio-keys-polled";
|
|
poll-interval = <100>;
|
|
|
|
factory {
|
|
label = "factory";
|
|
linux,code = <BTN_0>;
|
|
gpios = <&pio 0 0>;
|
|
};
|
|
|
|
wps {
|
|
label = "wps";
|
|
linux,code = <KEY_WPS_BUTTON>;
|
|
gpios = <&pio 102 0>;
|
|
};
|
|
};
|
|
|
|
memory {
|
|
reg = <0 0x40000000 0 0x3F000000>;
|
|
};
|
|
};
|
|
|
|
&pio {
|
|
/* eMMC is shared pin with parallel NAND */
|
|
emmc_pins_default: emmc-pins-default {
|
|
mux {
|
|
function = "emmc", "emmc_rst";
|
|
groups = "emmc";
|
|
};
|
|
};
|
|
|
|
emmc_pins_uhs: emmc-pins-uhs {
|
|
mux {
|
|
function = "emmc";
|
|
groups = "emmc";
|
|
};
|
|
};
|
|
|
|
eth_pins: eth-pins {
|
|
mux {
|
|
function = "eth";
|
|
groups = "mdc_mdio", "rgmii_via_gmac2";
|
|
};
|
|
};
|
|
|
|
i2c1_pins: i2c1-pins {
|
|
mux {
|
|
function = "i2c";
|
|
groups = "i2c1_0";
|
|
};
|
|
};
|
|
|
|
i2c2_pins: i2c2-pins {
|
|
mux {
|
|
function = "i2c";
|
|
groups = "i2c2_0";
|
|
};
|
|
};
|
|
|
|
i2s1_pins: i2s1-pins {
|
|
mux {
|
|
function = "i2s";
|
|
groups = "i2s_out_bclk_ws_mclk",
|
|
"i2s1_in_data",
|
|
"i2s1_out_data";
|
|
};
|
|
};
|
|
|
|
irrx_pins: irrx-pins {
|
|
mux {
|
|
function = "ir";
|
|
groups = "ir_1_rx";
|
|
};
|
|
};
|
|
|
|
irtx_pins: irtx-pins {
|
|
mux {
|
|
function = "ir";
|
|
groups = "ir_1_tx";
|
|
};
|
|
};
|
|
|
|
/* Parallel nand is shared pin with eMMC */
|
|
parallel_nand_pins: parallel-nand-pins {
|
|
mux {
|
|
function = "flash";
|
|
groups = "par_nand";
|
|
};
|
|
};
|
|
|
|
pcie0_pins: pcie0-pins {
|
|
mux {
|
|
function = "pcie";
|
|
groups = "pcie0_pad_perst",
|
|
"pcie0_1_waken",
|
|
"pcie0_1_clkreq";
|
|
};
|
|
};
|
|
|
|
pcie1_pins: pcie1-pins {
|
|
mux {
|
|
function = "pcie";
|
|
groups = "pcie1_pad_perst",
|
|
"pcie1_0_waken",
|
|
"pcie1_0_clkreq";
|
|
};
|
|
};
|
|
|
|
pmic_bus_pins: pmic-bus-pins {
|
|
mux {
|
|
function = "pmic";
|
|
groups = "pmic_bus";
|
|
};
|
|
};
|
|
|
|
pwm7_pins: pwm1-2-pins {
|
|
mux {
|
|
function = "pwm";
|
|
groups = "pwm_ch7_2";
|
|
};
|
|
};
|
|
|
|
wled_pins: wled-pins {
|
|
mux {
|
|
function = "led";
|
|
groups = "wled";
|
|
};
|
|
};
|
|
|
|
sd0_pins_default: sd0-pins-default {
|
|
mux {
|
|
function = "sd";
|
|
groups = "sd_0";
|
|
};
|
|
};
|
|
|
|
sd0_pins_uhs: sd0-pins-uhs {
|
|
mux {
|
|
function = "sd";
|
|
groups = "sd_0";
|
|
};
|
|
};
|
|
|
|
/* Serial NAND is shared pin with SPI-NOR */
|
|
serial_nand_pins: serial-nand-pins {
|
|
mux {
|
|
function = "flash";
|
|
groups = "snfi";
|
|
};
|
|
};
|
|
|
|
spic0_pins: spic0-pins {
|
|
mux {
|
|
function = "spi";
|
|
groups = "spic0_0";
|
|
};
|
|
};
|
|
|
|
spic1_pins: spic1-pins {
|
|
mux {
|
|
function = "spi";
|
|
groups = "spic1_0";
|
|
};
|
|
};
|
|
|
|
/* SPI-NOR is shared pin with serial NAND */
|
|
spi_nor_pins: spi-nor-pins {
|
|
mux {
|
|
function = "flash";
|
|
groups = "spi_nor";
|
|
};
|
|
};
|
|
|
|
/* serial NAND is shared pin with SPI-NOR */
|
|
serial_nand_pins: serial-nand-pins {
|
|
mux {
|
|
function = "flash";
|
|
groups = "snfi";
|
|
};
|
|
};
|
|
|
|
uart0_pins: uart0-pins {
|
|
mux {
|
|
function = "uart";
|
|
groups = "uart0_0_tx_rx" ;
|
|
};
|
|
};
|
|
|
|
uart2_pins: uart2-pins {
|
|
mux {
|
|
function = "uart";
|
|
groups = "uart2_1_tx_rx" ;
|
|
};
|
|
};
|
|
|
|
watchdog_pins: watchdog-pins {
|
|
mux {
|
|
function = "watchdog";
|
|
groups = "watchdog";
|
|
};
|
|
};
|
|
};
|
|
|
|
&pwrap {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pmic_bus_pins>;
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
&uart0 {
|
|
status = "okay";
|
|
};
|