mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-14 11:46:46 +07:00
d050894435
This patch adds a cpuidle driver for systems based around the MIPS
Coherent Processing System (CPS) architecture. It supports four idle
states:
- The standard MIPS wait instruction.
- The non-coherent wait, clock gated & power gated states exposed by
the recently added pm-cps layer.
The pm-cps layer is used to enter all the deep idle states. Since cores
in the clock or power gated states cannot service interrupts, the
gic_send_ipi_single function is modified to send a power up command for
the appropriate core to the CPC in cases where the target CPU has marked
itself potentially incoherent.
Signed-off-by: Paul Burton <paul.burton@imgtec.com>
65 lines
1.5 KiB
C
65 lines
1.5 KiB
C
/*
|
|
* Copyright (C) 2013 Imagination Technologies
|
|
* Author: Paul Burton <paul.burton@imgtec.com>
|
|
*
|
|
* Based on smp-cmp.c:
|
|
* Copyright (C) 2007 MIPS Technologies, Inc.
|
|
* Author: Chris Dearman (chris@mips.com)
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
|
|
#include <linux/printk.h>
|
|
|
|
#include <asm/gic.h>
|
|
#include <asm/mips-cpc.h>
|
|
#include <asm/smp-ops.h>
|
|
|
|
void gic_send_ipi_single(int cpu, unsigned int action)
|
|
{
|
|
unsigned long flags;
|
|
unsigned int intr;
|
|
unsigned int core = cpu_data[cpu].core;
|
|
|
|
pr_debug("CPU%d: %s cpu %d action %u status %08x\n",
|
|
smp_processor_id(), __func__, cpu, action, read_c0_status());
|
|
|
|
local_irq_save(flags);
|
|
|
|
switch (action) {
|
|
case SMP_CALL_FUNCTION:
|
|
intr = plat_ipi_call_int_xlate(cpu);
|
|
break;
|
|
|
|
case SMP_RESCHEDULE_YOURSELF:
|
|
intr = plat_ipi_resched_int_xlate(cpu);
|
|
break;
|
|
|
|
default:
|
|
BUG();
|
|
}
|
|
|
|
gic_send_ipi(intr);
|
|
|
|
if (mips_cpc_present() && (core != current_cpu_data.core)) {
|
|
while (!cpumask_test_cpu(cpu, &cpu_coherent_mask)) {
|
|
mips_cpc_lock_other(core);
|
|
write_cpc_co_cmd(CPC_Cx_CMD_PWRUP);
|
|
mips_cpc_unlock_other();
|
|
}
|
|
}
|
|
|
|
local_irq_restore(flags);
|
|
}
|
|
|
|
void gic_send_ipi_mask(const struct cpumask *mask, unsigned int action)
|
|
{
|
|
unsigned int i;
|
|
|
|
for_each_cpu(i, mask)
|
|
gic_send_ipi_single(i, action);
|
|
}
|