mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 20:45:20 +07:00
c4755fb906
The display architecture has changed in several significant ways with the new Tegra186 SoC. Shared between all display controllers is a set of common resources referred to as the display hub. The hub generates accesses to memory and feeds them into various composition pipelines, each of which being a window that can be assigned to arbitrary heads. Atomic state is subclassed in order to track the global bandwidth requirements and select and adjust the hub clocks appropriately. The plane code is shared to a large degree with earlier SoC generations, except where the programming differs. Signed-off-by: Thierry Reding <treding@nvidia.com>
83 lines
1.9 KiB
C
83 lines
1.9 KiB
C
/*
|
|
* Copyright (C) 2017 NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef TEGRA_HUB_H
|
|
#define TEGRA_HUB_H 1
|
|
|
|
#include <drm/drmP.h>
|
|
#include <drm/drm_plane.h>
|
|
|
|
#include "plane.h"
|
|
|
|
struct tegra_dc;
|
|
|
|
struct tegra_windowgroup {
|
|
unsigned int usecount;
|
|
struct mutex lock;
|
|
|
|
unsigned int index;
|
|
struct device *parent;
|
|
struct reset_control *rst;
|
|
};
|
|
|
|
struct tegra_shared_plane {
|
|
struct tegra_plane base;
|
|
struct tegra_windowgroup *wgrp;
|
|
struct tegra_dc *dc;
|
|
};
|
|
|
|
static inline struct tegra_shared_plane *
|
|
to_tegra_shared_plane(struct drm_plane *plane)
|
|
{
|
|
return container_of(plane, struct tegra_shared_plane, base.base);
|
|
}
|
|
|
|
struct tegra_display_hub_soc {
|
|
unsigned int num_wgrps;
|
|
};
|
|
|
|
struct tegra_display_hub {
|
|
struct host1x_client client;
|
|
struct clk *clk_disp;
|
|
struct clk *clk_dsc;
|
|
struct clk *clk_hub;
|
|
struct reset_control *rst;
|
|
|
|
const struct tegra_display_hub_soc *soc;
|
|
struct tegra_windowgroup *wgrps;
|
|
};
|
|
|
|
static inline struct tegra_display_hub *
|
|
to_tegra_display_hub(struct host1x_client *client)
|
|
{
|
|
return container_of(client, struct tegra_display_hub, client);
|
|
}
|
|
|
|
struct tegra_dc;
|
|
struct tegra_plane;
|
|
|
|
int tegra_display_hub_prepare(struct tegra_display_hub *hub);
|
|
void tegra_display_hub_cleanup(struct tegra_display_hub *hub);
|
|
|
|
struct drm_plane *tegra_shared_plane_create(struct drm_device *drm,
|
|
struct tegra_dc *dc,
|
|
unsigned int wgrp,
|
|
unsigned int index);
|
|
|
|
void tegra_display_hub_atomic_commit(struct drm_device *drm,
|
|
struct drm_atomic_state *state);
|
|
|
|
#define DC_CMD_IHUB_COMMON_MISC_CTL 0x068
|
|
#define LATENCY_EVENT (1 << 3)
|
|
|
|
#define DC_DISP_IHUB_COMMON_DISPLAY_FETCH_METER 0x451
|
|
#define CURS_SLOTS(x) (((x) & 0xff) << 8)
|
|
#define WGRP_SLOTS(x) (((x) & 0xff) << 0)
|
|
|
|
#endif /* TEGRA_HUB_H */
|