mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
61a6976bf1
This takes a bit of a sledgehammer to the horribly CPU subtype ifdef-ridden header and abstracts all of the different register layouts in to distinct types which in turn can be overriden on a per-port basis, or permitted to default to the map matching the port type at probe time. In the process this ultimately fixes up inumerable bugs with mismatches on various CPU types (particularly the legacy ones that were obviously broken years ago and no one noticed) and provides a more tightly coupled and consolidated platform for extending and implementing generic features. Signed-off-by: Paul Mundt <lethal@linux-sh.org>
21 lines
554 B
C
21 lines
554 B
C
#include <linux/serial_sci.h>
|
|
#include <linux/serial_core.h>
|
|
#include <linux/io.h>
|
|
#include <cpu/serial.h>
|
|
|
|
#define PACR 0xa4050100
|
|
#define PBCR 0xa4050102
|
|
|
|
static void sh7710_sci_init_pins(struct uart_port *port, unsigned int cflag)
|
|
{
|
|
if (port->mapbase == 0xA4400000) {
|
|
__raw_writew(__raw_readw(PACR) & 0xffc0, PACR);
|
|
__raw_writew(__raw_readw(PBCR) & 0x0fff, PBCR);
|
|
} else if (port->mapbase == 0xA4410000)
|
|
__raw_writew(__raw_readw(PBCR) & 0xf003, PBCR);
|
|
}
|
|
|
|
struct plat_sci_port_ops sh7710_sci_port_ops = {
|
|
.init_pins = sh7710_sci_init_pins,
|
|
};
|