mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-20 06:30:11 +07:00
929d4f51e6
This patch adds support for CPUs implementing the MIPSr6 ISA to the CPS power management code. Three changes are necessary: 1. In MIPSr6, coupled coherence is necessary when CPUS implement multiple Virtual Processors (VPs). 2. MIPSr6 virtual processors are more like real cores and cannot yield to other VPs on the same core, so drop the MT ASE yield instruction. 3. To halt a MIPSr6 VP, the CPC VP_STOP register is used rather than the MT ASE TCHalt CP0 register. Signed-off-by: Matt Redfearn <matt.redfearn@imgtec.com> Reviewed-by: Paul Burton <paul.burton@imgtec.com> Cc: Adam Buchbinder <adam.buchbinder@gmail.com> Cc: Masahiro Yamada <yamada.masahiro@socionext.com> Cc: Kees Cook <keescook@chromium.org> Cc: linux-mips@linux-mips.org Cc: linux-kernel@vger.kernel.org Patchwork: https://patchwork.linux-mips.org/patch/14225/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
54 lines
1.7 KiB
C
54 lines
1.7 KiB
C
/*
|
|
* Copyright (C) 2014 Imagination Technologies
|
|
* Author: Paul Burton <paul.burton@imgtec.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
|
|
#ifndef __MIPS_ASM_PM_CPS_H__
|
|
#define __MIPS_ASM_PM_CPS_H__
|
|
|
|
/*
|
|
* The CM & CPC can only handle coherence & power control on a per-core basis,
|
|
* thus in an MT system the VP(E)s within each core are coupled and can only
|
|
* enter or exit states requiring CM or CPC assistance in unison.
|
|
*/
|
|
#if defined(CONFIG_CPU_MIPSR6)
|
|
# define coupled_coherence cpu_has_vp
|
|
#elif defined(CONFIG_MIPS_MT)
|
|
# define coupled_coherence cpu_has_mipsmt
|
|
#else
|
|
# define coupled_coherence 0
|
|
#endif
|
|
|
|
/* Enumeration of possible PM states */
|
|
enum cps_pm_state {
|
|
CPS_PM_NC_WAIT, /* MIPS wait instruction, non-coherent */
|
|
CPS_PM_CLOCK_GATED, /* Core clock gated */
|
|
CPS_PM_POWER_GATED, /* Core power gated */
|
|
CPS_PM_STATE_COUNT,
|
|
};
|
|
|
|
/**
|
|
* cps_pm_support_state - determine whether the system supports a PM state
|
|
* @state: the state to test for support
|
|
*
|
|
* Returns true if the system supports the given state, otherwise false.
|
|
*/
|
|
extern bool cps_pm_support_state(enum cps_pm_state state);
|
|
|
|
/**
|
|
* cps_pm_enter_state - enter a PM state
|
|
* @state: the state to enter
|
|
*
|
|
* Enter the given PM state. If coupled_coherence is non-zero then it is
|
|
* expected that this function be called at approximately the same time on
|
|
* each coupled CPU. Returns 0 on successful entry & exit, otherwise -errno.
|
|
*/
|
|
extern int cps_pm_enter_state(enum cps_pm_state state);
|
|
|
|
#endif /* __MIPS_ASM_PM_CPS_H__ */
|