mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-20 12:10:01 +07:00
b3cf8d0695
The CVB table contains calibration data for the CPU DFLL based on process characterization. The regulator step and offset parameters depend on the regulator supplying vdd-cpu, not on the specific Tegra SKU. When using a PWM controlled regulator, the voltage step and offset are determined by the regulator type in use. This is specified in DT. When using an I2C controlled regulator, we can retrieve them from CPU regulator Then pass this information to the CVB table calculation function. Based on the work done of "Peter De Schrijver <pdeschrijver@nvidia.com>" and "Alex Frid <afrid@nvidia.com>". Signed-off-by: Joseph Lo <josephl@nvidia.com> Acked-by: Jon Hunter <jonathanh@nvidia.com> Acked-by: Stephen Boyd <sboyd@kernel.org> Signed-off-by: Thierry Reding <treding@nvidia.com>
55 lines
1.9 KiB
C
55 lines
1.9 KiB
C
/*
|
|
* clk-dfll.h - prototypes and macros for the Tegra DFLL clocksource driver
|
|
* Copyright (C) 2013-2019 NVIDIA Corporation. All rights reserved.
|
|
*
|
|
* Aleksandr Frid <afrid@nvidia.com>
|
|
* Paul Walmsley <pwalmsley@nvidia.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#ifndef __DRIVERS_CLK_TEGRA_CLK_DFLL_H
|
|
#define __DRIVERS_CLK_TEGRA_CLK_DFLL_H
|
|
|
|
#include <linux/platform_device.h>
|
|
#include <linux/reset.h>
|
|
#include <linux/types.h>
|
|
|
|
#include "cvb.h"
|
|
|
|
/**
|
|
* struct tegra_dfll_soc_data - SoC-specific hooks/integration for the DFLL driver
|
|
* @dev: struct device * that holds the OPP table for the DFLL
|
|
* @max_freq: maximum frequency supported on this SoC
|
|
* @cvb: CPU frequency table for this SoC
|
|
* @alignment: parameters of the regulator step and offset
|
|
* @init_clock_trimmers: callback to initialize clock trimmers
|
|
* @set_clock_trimmers_high: callback to tune clock trimmers for high voltage
|
|
* @set_clock_trimmers_low: callback to tune clock trimmers for low voltage
|
|
*/
|
|
struct tegra_dfll_soc_data {
|
|
struct device *dev;
|
|
unsigned long max_freq;
|
|
const struct cvb_table *cvb;
|
|
struct rail_alignment alignment;
|
|
|
|
void (*init_clock_trimmers)(void);
|
|
void (*set_clock_trimmers_high)(void);
|
|
void (*set_clock_trimmers_low)(void);
|
|
};
|
|
|
|
int tegra_dfll_register(struct platform_device *pdev,
|
|
struct tegra_dfll_soc_data *soc);
|
|
struct tegra_dfll_soc_data *tegra_dfll_unregister(struct platform_device *pdev);
|
|
int tegra_dfll_runtime_suspend(struct device *dev);
|
|
int tegra_dfll_runtime_resume(struct device *dev);
|
|
|
|
#endif /* __DRIVERS_CLK_TEGRA_CLK_DFLL_H */
|