mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
d85b2ad35a
This is like commit0ca87bd5ba("ARM: dts: rockchip: Add pin names for rk3288-veyron-jerry") and commitca3516b32c("ARM: dts: rockchip: Add pin names for rk3288-veyron-minnie") but for 3 more veyron boards. A few notes: - While there is most certainly duplication between all the veyron boards, it still feels like it is sane to just have each board have a full list of its pin names. The format of "gpio-line-names" does not lend itself to one-off overriding and besides it seems sane to more fully match schematic names. Also note that the extra duplication here is only in source code and is unlikely to ever change (since these boards are shipped). Duplication in the .dtb files is unavoidable. - veyron-jaq and veyron-mighty are very closely related and so I have shared a single list for them both with comments on how they are different. This is just a typo fix on one of the boards, a possible missing signal on one of the boards (or perhaps I was never given the most recent schematics?) and dealing with the fact that one of the two boards has full sized SD. Signed-off-by: Douglas Anderson <dianders@chromium.org> Reviewed-by: Matthias Kaehlcke <mka@chromium.org> Signed-off-by: Heiko Stuebner <heiko@sntech.de>
438 lines
8.8 KiB
Plaintext
438 lines
8.8 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Google Veyron Mickey Rev 0 board device tree source
|
|
*
|
|
* Copyright 2015 Google, Inc
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "rk3288-veyron.dtsi"
|
|
|
|
/ {
|
|
model = "Google Mickey";
|
|
compatible = "google,veyron-mickey-rev8", "google,veyron-mickey-rev7",
|
|
"google,veyron-mickey-rev6", "google,veyron-mickey-rev5",
|
|
"google,veyron-mickey-rev4", "google,veyron-mickey-rev3",
|
|
"google,veyron-mickey-rev2", "google,veyron-mickey-rev1",
|
|
"google,veyron-mickey-rev0", "google,veyron-mickey",
|
|
"google,veyron", "rockchip,rk3288";
|
|
|
|
vcc_5v: vcc-5v {
|
|
vin-supply = <&vcc33_sys>;
|
|
};
|
|
|
|
vcc33_io: vcc33_io {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vcc33_io";
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
vin-supply = <&vcc33_sys>;
|
|
};
|
|
};
|
|
|
|
&cpu_thermal {
|
|
/delete-node/ trips;
|
|
/delete-node/ cooling-maps;
|
|
|
|
trips {
|
|
cpu_alert_almost_warm: cpu_alert_almost_warm {
|
|
temperature = <63000>; /* millicelsius */
|
|
hysteresis = <2000>; /* millicelsius */
|
|
type = "passive";
|
|
};
|
|
cpu_alert_warm: cpu_alert_warm {
|
|
temperature = <65000>; /* millicelsius */
|
|
hysteresis = <2000>; /* millicelsius */
|
|
type = "passive";
|
|
};
|
|
cpu_alert_almost_hot: cpu_alert_almost_hot {
|
|
temperature = <80000>; /* millicelsius */
|
|
hysteresis = <2000>; /* millicelsius */
|
|
type = "passive";
|
|
};
|
|
cpu_alert_hot: cpu_alert_hot {
|
|
temperature = <82000>; /* millicelsius */
|
|
hysteresis = <2000>; /* millicelsius */
|
|
type = "passive";
|
|
};
|
|
cpu_alert_hotter: cpu_alert_hotter {
|
|
temperature = <84000>; /* millicelsius */
|
|
hysteresis = <2000>; /* millicelsius */
|
|
type = "passive";
|
|
};
|
|
cpu_alert_very_hot: cpu_alert_very_hot {
|
|
temperature = <85000>; /* millicelsius */
|
|
hysteresis = <2000>; /* millicelsius */
|
|
type = "passive";
|
|
};
|
|
cpu_crit: cpu_crit {
|
|
temperature = <90000>; /* millicelsius */
|
|
hysteresis = <2000>; /* millicelsius */
|
|
type = "critical";
|
|
};
|
|
};
|
|
|
|
cooling-maps {
|
|
/*
|
|
* After 1st level, throttle the CPU down to as low as 1.4 GHz
|
|
* and don't let the GPU go faster than 400 MHz.
|
|
*/
|
|
cpu_warm_limit_cpu {
|
|
trip = <&cpu_alert_warm>;
|
|
cooling-device = <&cpu0 THERMAL_NO_LIMIT 4>,
|
|
<&cpu1 THERMAL_NO_LIMIT 4>,
|
|
<&cpu2 THERMAL_NO_LIMIT 4>,
|
|
<&cpu3 THERMAL_NO_LIMIT 4>;
|
|
};
|
|
cpu_warm_limit_gpu {
|
|
trip = <&cpu_alert_warm>;
|
|
cooling-device = <&gpu 1 1>;
|
|
};
|
|
|
|
/*
|
|
* Add some discrete steps to help throttling system deal
|
|
* with the fact that there are two passive cooling devices:
|
|
* the CPU and the GPU.
|
|
*
|
|
* - 1.2 GHz - 1.0 GHz (almost hot)
|
|
* - 800 MHz (hot)
|
|
* - 800 MHz - 696 MHz (hotter)
|
|
* - 696 MHz - min (very hot)
|
|
*
|
|
* Note:
|
|
* - 800 MHz appears to be a "sweet spot" for me. I can run
|
|
* some pretty serious workload here and be happy.
|
|
* - After 696 MHz we stop lowering voltage, so throttling
|
|
* past there is less effective.
|
|
*/
|
|
cpu_almost_hot_limit_cpu {
|
|
trip = <&cpu_alert_almost_hot>;
|
|
cooling-device = <&cpu0 5 6>, <&cpu1 5 6>, <&cpu2 5 6>,
|
|
<&cpu3 5 6>;
|
|
};
|
|
cpu_hot_limit_cpu {
|
|
trip = <&cpu_alert_hot>;
|
|
cooling-device = <&cpu0 7 7>, <&cpu1 7 7>, <&cpu2 7 7>,
|
|
<&cpu3 7 7>;
|
|
};
|
|
cpu_hotter_limit_cpu {
|
|
trip = <&cpu_alert_hotter>;
|
|
cooling-device = <&cpu0 7 8>, <&cpu1 7 8>, <&cpu2 7 8>,
|
|
<&cpu3 7 8>;
|
|
};
|
|
cpu_very_hot_limit_cpu {
|
|
trip = <&cpu_alert_very_hot>;
|
|
cooling-device = <&cpu0 8 THERMAL_NO_LIMIT>,
|
|
<&cpu1 8 THERMAL_NO_LIMIT>,
|
|
<&cpu2 8 THERMAL_NO_LIMIT>,
|
|
<&cpu3 8 THERMAL_NO_LIMIT>;
|
|
};
|
|
|
|
/* At very hot, don't let GPU go over 300 MHz */
|
|
cpu_very_hot_limit_gpu {
|
|
trip = <&cpu_alert_very_hot>;
|
|
cooling-device = <&gpu 2 2>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&gpu_thermal {
|
|
/delete-node/ trips;
|
|
/delete-node/ cooling-maps;
|
|
|
|
trips {
|
|
gpu_alert_warmish: gpu_alert_warmish {
|
|
temperature = <60000>; /* millicelsius */
|
|
hysteresis = <2000>; /* millicelsius */
|
|
type = "passive";
|
|
};
|
|
gpu_alert_warm: gpu_alert_warm {
|
|
temperature = <65000>; /* millicelsius */
|
|
hysteresis = <2000>; /* millicelsius */
|
|
type = "passive";
|
|
};
|
|
gpu_alert_hotter: gpu_alert_hotter {
|
|
temperature = <84000>; /* millicelsius */
|
|
hysteresis = <2000>; /* millicelsius */
|
|
type = "passive";
|
|
};
|
|
gpu_alert_very_very_hot: gpu_alert_very_very_hot {
|
|
temperature = <86000>; /* millicelsius */
|
|
hysteresis = <2000>; /* millicelsius */
|
|
type = "passive";
|
|
};
|
|
gpu_crit: gpu_crit {
|
|
temperature = <90000>; /* millicelsius */
|
|
hysteresis = <2000>; /* millicelsius */
|
|
type = "critical";
|
|
};
|
|
};
|
|
|
|
cooling-maps {
|
|
/* After 1st level throttle the GPU down to as low as 400 MHz */
|
|
gpu_warmish_limit_gpu {
|
|
trip = <&gpu_alert_warmish>;
|
|
cooling-device = <&gpu THERMAL_NO_LIMIT 1>;
|
|
};
|
|
|
|
/*
|
|
* Slightly after we throttle the GPU, we'll also make sure that
|
|
* the CPU can't go faster than 1.4 GHz. Note that we won't
|
|
* throttle the CPU lower than 1.4 GHz due to GPU heat--we'll
|
|
* let the CPU do the rest itself.
|
|
*/
|
|
gpu_warm_limit_cpu {
|
|
trip = <&gpu_alert_warm>;
|
|
cooling-device = <&cpu0 4 4>,
|
|
<&cpu1 4 4>,
|
|
<&cpu2 4 4>,
|
|
<&cpu3 4 4>;
|
|
};
|
|
|
|
/* When hot, GPU goes down to 300 MHz */
|
|
gpu_hotter_limit_gpu {
|
|
trip = <&gpu_alert_hotter>;
|
|
cooling-device = <&gpu 2 2>;
|
|
};
|
|
|
|
/* When really hot, don't let GPU go _above_ 300 MHz */
|
|
gpu_very_very_hot_limit_gpu {
|
|
trip = <&gpu_alert_very_very_hot>;
|
|
cooling-device = <&gpu 2 THERMAL_NO_LIMIT>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&i2c2 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&i2c4 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&i2s {
|
|
status = "okay";
|
|
};
|
|
|
|
&rk808 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pmic_int_l &dvs_1 &dvs_2>;
|
|
dvs-gpios = <&gpio7 RK_PB4 GPIO_ACTIVE_HIGH>,
|
|
<&gpio7 RK_PB7 GPIO_ACTIVE_HIGH>;
|
|
|
|
/delete-property/ vcc6-supply;
|
|
/delete-property/ vcc12-supply;
|
|
|
|
vcc11-supply = <&vcc33_sys>;
|
|
|
|
regulators {
|
|
/* vcc33_io is sourced directly from vcc33_sys */
|
|
/delete-node/ LDO_REG1;
|
|
/delete-node/ LDO_REG7;
|
|
|
|
/* This is not a pwren anymore, but the real power supply */
|
|
vdd10_lcd: LDO_REG7 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <1000000>;
|
|
regulator-max-microvolt = <1000000>;
|
|
regulator-name = "vdd10_lcd";
|
|
regulator-suspend-mem-disabled;
|
|
};
|
|
|
|
vcc18_lcd: LDO_REG8 {
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-name = "vcc18_lcd";
|
|
regulator-suspend-mem-disabled;
|
|
};
|
|
};
|
|
};
|
|
|
|
&gpio0 {
|
|
gpio-line-names = "PMIC_SLEEP_AP",
|
|
"",
|
|
"",
|
|
"",
|
|
"PMIC_INT_L",
|
|
"POWER_BUTTON_L",
|
|
"",
|
|
"",
|
|
|
|
"",
|
|
/*
|
|
* RECOVERY_SW_L is Chrome OS ABI. Schematics call
|
|
* it REC_MODE_L.
|
|
*/
|
|
"RECOVERY_SW_L",
|
|
"OT_RESET",
|
|
"",
|
|
"",
|
|
"AP_WARM_RESET_H",
|
|
"",
|
|
"I2C0_SDA_PMIC",
|
|
|
|
"I2C0_SCL_PMIC",
|
|
"",
|
|
"nFALUT";
|
|
};
|
|
|
|
&gpio2 {
|
|
gpio-line-names = "CONFIG0",
|
|
"CONFIG1",
|
|
"CONFIG2",
|
|
"",
|
|
"",
|
|
"",
|
|
"",
|
|
"CONFIG3",
|
|
|
|
"",
|
|
"EMMC_RST_L";
|
|
};
|
|
|
|
&gpio3 {
|
|
gpio-line-names = "FLASH0_D0",
|
|
"FLASH0_D1",
|
|
"FLASH0_D2",
|
|
"FLASH0_D3",
|
|
"FLASH0_D4",
|
|
"FLASH0_D5",
|
|
"FLASH0_D6",
|
|
"FLASH0_D7",
|
|
|
|
"",
|
|
"",
|
|
"",
|
|
"",
|
|
"",
|
|
"",
|
|
"",
|
|
"",
|
|
|
|
"FLASH0_CS2/EMMC_CMD",
|
|
"",
|
|
"FLASH0_DQS/EMMC_CLKO";
|
|
};
|
|
|
|
&gpio4 {
|
|
gpio-line-names = "",
|
|
"",
|
|
"",
|
|
"",
|
|
"",
|
|
"",
|
|
"",
|
|
"",
|
|
|
|
"",
|
|
"",
|
|
"",
|
|
"",
|
|
"",
|
|
"",
|
|
"",
|
|
"",
|
|
|
|
"UART0_RXD",
|
|
"UART0_TXD",
|
|
"UART0_CTS_L",
|
|
"UART0_RTS_L",
|
|
"SDIO0_D0",
|
|
"SDIO0_D1",
|
|
"SDIO0_D2",
|
|
"SDIO0_D3",
|
|
|
|
"SDIO0_CMD",
|
|
"SDIO0_CLK",
|
|
"BT_DEV_WAKE",
|
|
"",
|
|
"WIFI_ENABLE_H",
|
|
"BT_ENABLE_L",
|
|
"WIFI_HOST_WAKE",
|
|
"BT_HOST_WAKE";
|
|
};
|
|
|
|
&gpio7 {
|
|
gpio-line-names = "",
|
|
"PWM_LOG",
|
|
"",
|
|
"",
|
|
"TPM_INT_H",
|
|
"SDMMC_DET_L",
|
|
/*
|
|
* AP_FLASH_WP_L is Chrome OS ABI. Schematics call
|
|
* it FW_WP_AP.
|
|
*/
|
|
"AP_FLASH_WP_L",
|
|
"",
|
|
|
|
"CPU_NMI",
|
|
"DVSOK",
|
|
"HDMI_WAKE",
|
|
"POWER_HDMI_ON",
|
|
"DVS1",
|
|
"",
|
|
"",
|
|
"DVS2",
|
|
|
|
"HDMI_CEC",
|
|
"",
|
|
"",
|
|
"I2C5_SDA_HDMI",
|
|
"I2C5_SCL_HDMI",
|
|
"",
|
|
"UART2_RXD",
|
|
"UART2_TXD";
|
|
};
|
|
|
|
&gpio8 {
|
|
gpio-line-names = "RAM_ID0",
|
|
"RAM_ID1",
|
|
"RAM_ID2",
|
|
"RAM_ID3",
|
|
"I2C1_SDA_TPM",
|
|
"I2C1_SCL_TPM",
|
|
"SPI2_CLK",
|
|
"SPI2_CS0",
|
|
|
|
"SPI2_RXD",
|
|
"SPI2_TXD";
|
|
};
|
|
|
|
&pinctrl {
|
|
hdmi {
|
|
power_hdmi_on: power-hdmi-on {
|
|
rockchip,pins = <7 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
};
|
|
};
|
|
|
|
pmic {
|
|
dvs_1: dvs-1 {
|
|
rockchip,pins = <7 RK_PB4 RK_FUNC_GPIO &pcfg_pull_down>;
|
|
};
|
|
|
|
dvs_2: dvs-2 {
|
|
rockchip,pins = <7 RK_PB7 RK_FUNC_GPIO &pcfg_pull_down>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&usb_host0_ehci {
|
|
status = "disabled";
|
|
};
|
|
|
|
&usb_host1 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&vcc50_hdmi {
|
|
enable-active-high;
|
|
gpio = <&gpio7 RK_PB3 GPIO_ACTIVE_HIGH>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&power_hdmi_on>;
|
|
};
|