mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
edf7550a1f
The ASPEED SoC must deassert a reset in order to use the ADC peripheral. The device tree bindings are updated to document the resets phandle, and the example is updated to match what is expected for both the reset and clock phandle. Note that the bindings should have always had the reset controller, as the hardware is unusable without it. Signed-off-by: Joel Stanley <joel@jms.id.au> Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
23 lines
678 B
Plaintext
23 lines
678 B
Plaintext
Aspeed ADC
|
|
|
|
This device is a 10-bit converter for 16 voltage channels. All inputs are
|
|
single ended.
|
|
|
|
Required properties:
|
|
- compatible: Should be "aspeed,ast2400-adc" or "aspeed,ast2500-adc"
|
|
- reg: memory window mapping address and length
|
|
- clocks: Input clock used to derive the sample clock. Expected to be the
|
|
SoC's APB clock.
|
|
- resets: Reset controller phandle
|
|
- #io-channel-cells: Must be set to <1> to indicate channels are selected
|
|
by index.
|
|
|
|
Example:
|
|
adc@1e6e9000 {
|
|
compatible = "aspeed,ast2400-adc";
|
|
reg = <0x1e6e9000 0xb0>;
|
|
clocks = <&syscon ASPEED_CLK_APB>;
|
|
resets = <&syscon ASPEED_RESET_ADC>;
|
|
#io-channel-cells = <1>;
|
|
};
|