mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-12 09:06:45 +07:00
d52888aa27
On 5-level paging the LDT remap area is placed in the middle of the KASLR
randomization region and it can overlap with the direct mapping, the
vmalloc or the vmap area.
The LDT mapping is per mm, so it cannot be moved into the P4D page table
next to the CPU_ENTRY_AREA without complicating PGD table allocation for
5-level paging.
The 4 PGD slot gap just before the direct mapping is reserved for
hypervisors, so it cannot be used.
Move the direct mapping one slot deeper and use the resulting gap for the
LDT remap area. The resulting layout is the same for 4 and 5 level paging.
[ tglx: Massaged changelog ]
Fixes:
|
||
|---|---|---|
| .. | ||
| i386 | ||
| x86_64 | ||
| amd-memory-encryption.txt | ||
| boot.txt | ||
| earlyprintk.txt | ||
| entry_64.txt | ||
| exception-tables.txt | ||
| intel_mpx.txt | ||
| intel_rdt_ui.txt | ||
| kernel-stacks | ||
| microcode.txt | ||
| mtrr.txt | ||
| orc-unwinder.txt | ||
| pat.txt | ||
| protection-keys.txt | ||
| pti.txt | ||
| tlb.txt | ||
| topology.txt | ||
| usb-legacy-support.txt | ||
| zero-page.txt | ||