mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-26 02:20:53 +07:00
0e944e276c
The S3C2416 has a separate second interrupt register-set to support additional irqs. This patch adds the necessary constants and registers the irq handlers for it. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
37 lines
895 B
C
37 lines
895 B
C
/* linux/arch/arm/plat-samsung/include/plat/s3c2416.h
|
|
*
|
|
* Copyright (c) 2009 Yauhen Kharuzhy <jekhor@gmail.com>
|
|
*
|
|
* Header file for s3c2416 cpu support
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifdef CONFIG_CPU_S3C2416
|
|
|
|
struct s3c2410_uartcfg;
|
|
|
|
extern int s3c2416_init(void);
|
|
|
|
extern void s3c2416_map_io(void);
|
|
|
|
extern void s3c2416_init_uarts(struct s3c2410_uartcfg *cfg, int no);
|
|
|
|
extern void s3c2416_init_clocks(int xtal);
|
|
|
|
extern int s3c2416_baseclk_add(void);
|
|
|
|
extern void s3c2416_restart(char mode, const char *cmd);
|
|
|
|
extern struct syscore_ops s3c2416_irq_syscore_ops;
|
|
|
|
#else
|
|
#define s3c2416_init_clocks NULL
|
|
#define s3c2416_init_uarts NULL
|
|
#define s3c2416_map_io NULL
|
|
#define s3c2416_init NULL
|
|
#define s3c2416_restart NULL
|
|
#endif
|