mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
078a55fc82
commit 3747069b25e419f6b51395f48127e9812abc3596 upstream.
The __cpuinit type of throwaway sections might have made sense
some time ago when RAM was more constrained, but now the savings
do not offset the cost and complications. For example, the fix in
commit 5e427ec2d0 ("x86: Fix bit corruption at CPU resume time")
is a good example of the nasty type of bugs that can be created
with improper use of the various __init prefixes.
After a discussion on LKML[1] it was decided that cpuinit should go
the way of devinit and be phased out. Once all the users are gone,
we can then finally remove the macros themselves from linux/init.h.
Note that some harmless section mismatch warnings may result, since
notify_cpu_starting() and cpu_up() are arch independent (kernel/cpu.c)
and are flagged as __cpuinit -- so if we remove the __cpuinit from
the arch specific callers, we will also get section mismatch warnings.
As an intermediate step, we intend to turn the linux/init.h cpuinit
related content into no-ops as early as possible, since that will get
rid of these warnings. In any case, they are temporary and harmless.
Here, we remove all the MIPS __cpuinit from C code and __CPUINIT
from asm files. MIPS is interesting in this respect, because there
are also uasm users hiding behind their own renamed versions of the
__cpuinit macros.
[1] https://lkml.org/lkml/2013/5/20/589
[ralf@linux-mips.org: Folded in Paul's followup fix.]
Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/5494/
Patchwork: https://patchwork.linux-mips.org/patch/5495/
Patchwork: https://patchwork.linux-mips.org/patch/5509/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
108 lines
2.1 KiB
C
108 lines
2.1 KiB
C
/*
|
|
* Copyright (C) 1997, 2001 Ralf Baechle (ralf@gnu.org),
|
|
* derived from r4xx0.c by David S. Miller (davem@davemloft.net).
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/sched.h>
|
|
#include <linux/mm.h>
|
|
|
|
#include <asm/mipsregs.h>
|
|
#include <asm/bcache.h>
|
|
#include <asm/cacheops.h>
|
|
#include <asm/page.h>
|
|
#include <asm/pgtable.h>
|
|
#include <asm/mmu_context.h>
|
|
#include <asm/r4kcache.h>
|
|
|
|
/* Secondary cache size in bytes, if present. */
|
|
static unsigned long scache_size;
|
|
|
|
#define SC_LINE 32
|
|
#define SC_PAGE (128*SC_LINE)
|
|
|
|
static inline void blast_r5000_scache(void)
|
|
{
|
|
unsigned long start = INDEX_BASE;
|
|
unsigned long end = start + scache_size;
|
|
|
|
while(start < end) {
|
|
cache_op(R5K_Page_Invalidate_S, start);
|
|
start += SC_PAGE;
|
|
}
|
|
}
|
|
|
|
static void r5k_dma_cache_inv_sc(unsigned long addr, unsigned long size)
|
|
{
|
|
unsigned long end, a;
|
|
|
|
/* Catch bad driver code */
|
|
BUG_ON(size == 0);
|
|
|
|
if (size >= scache_size) {
|
|
blast_r5000_scache();
|
|
return;
|
|
}
|
|
|
|
/* On the R5000 secondary cache we cannot
|
|
* invalidate less than a page at a time.
|
|
* The secondary cache is physically indexed, write-through.
|
|
*/
|
|
a = addr & ~(SC_PAGE - 1);
|
|
end = (addr + size - 1) & ~(SC_PAGE - 1);
|
|
while (a <= end) {
|
|
cache_op(R5K_Page_Invalidate_S, a);
|
|
a += SC_PAGE;
|
|
}
|
|
}
|
|
|
|
static void r5k_sc_enable(void)
|
|
{
|
|
unsigned long flags;
|
|
|
|
local_irq_save(flags);
|
|
set_c0_config(R5K_CONF_SE);
|
|
blast_r5000_scache();
|
|
local_irq_restore(flags);
|
|
}
|
|
|
|
static void r5k_sc_disable(void)
|
|
{
|
|
unsigned long flags;
|
|
|
|
local_irq_save(flags);
|
|
blast_r5000_scache();
|
|
clear_c0_config(R5K_CONF_SE);
|
|
local_irq_restore(flags);
|
|
}
|
|
|
|
static inline int __init r5k_sc_probe(void)
|
|
{
|
|
unsigned long config = read_c0_config();
|
|
|
|
if (config & CONF_SC)
|
|
return(0);
|
|
|
|
scache_size = (512 * 1024) << ((config & R5K_CONF_SS) >> 20);
|
|
|
|
printk("R5000 SCACHE size %ldkB, linesize 32 bytes.\n",
|
|
scache_size >> 10);
|
|
|
|
return 1;
|
|
}
|
|
|
|
static struct bcache_ops r5k_sc_ops = {
|
|
.bc_enable = r5k_sc_enable,
|
|
.bc_disable = r5k_sc_disable,
|
|
.bc_wback_inv = r5k_dma_cache_inv_sc,
|
|
.bc_inv = r5k_dma_cache_inv_sc
|
|
};
|
|
|
|
void r5k_sc_init(void)
|
|
{
|
|
if (r5k_sc_probe()) {
|
|
r5k_sc_enable();
|
|
bcops = &r5k_sc_ops;
|
|
}
|
|
}
|