mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-04 17:16:45 +07:00
82 lines
2.4 KiB
C
82 lines
2.4 KiB
C
/*
|
|
* IDT RC32434 specific CPU feature overrides
|
|
*
|
|
* Copyright (C) 2008 Florian Fainelli <florian@openwrt.org>
|
|
*
|
|
* This file was derived from: include/asm-mips/cpu-features.h
|
|
* Copyright (C) 2003, 2004 Ralf Baechle
|
|
* Copyright (C) 2004 Maciej W. Rozycki
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the
|
|
* Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor,
|
|
* Boston, MA 02110-1301, USA.
|
|
*/
|
|
#ifndef __ASM_MACH_RC32434_CPU_FEATURE_OVERRIDES_H
|
|
#define __ASM_MACH_RC32434_CPU_FEATURE_OVERRIDES_H
|
|
|
|
/*
|
|
* The IDT RC32434 SOC has a built-in MIPS 4Kc core.
|
|
*/
|
|
#define cpu_has_tlb 1
|
|
#define cpu_has_4kex 1
|
|
#define cpu_has_3k_cache 0
|
|
#define cpu_has_4k_cache 1
|
|
#define cpu_has_tx39_cache 0
|
|
#define cpu_has_sb1_cache 0
|
|
#define cpu_has_fpu 0
|
|
#define cpu_has_32fpr 0
|
|
#define cpu_has_counter 1
|
|
#define cpu_has_watch 1
|
|
#define cpu_has_divec 1
|
|
#define cpu_has_vce 0
|
|
#define cpu_has_cache_cdex_p 0
|
|
#define cpu_has_cache_cdex_s 0
|
|
#define cpu_has_prefetch 1
|
|
#define cpu_has_mcheck 1
|
|
#define cpu_has_ejtag 1
|
|
#define cpu_has_llsc 1
|
|
|
|
#define cpu_has_mips16 0
|
|
#define cpu_has_mdmx 0
|
|
#define cpu_has_mips3d 0
|
|
#define cpu_has_smartmips 0
|
|
|
|
#define cpu_has_vtag_icache 0
|
|
/* #define cpu_has_dc_aliases ? */
|
|
/* #define cpu_has_ic_fills_f_dc ? */
|
|
/* #define cpu_has_pindexed_dcache ? */
|
|
|
|
/* #define cpu_icache_snoops_remote_store ? */
|
|
|
|
#define cpu_has_mips32r1 1
|
|
#define cpu_has_mips32r2 0
|
|
#define cpu_has_mips64r1 0
|
|
#define cpu_has_mips64r2 0
|
|
|
|
#define cpu_has_dsp 0
|
|
#define cpu_has_mipsmt 0
|
|
|
|
/* #define cpu_has_nofpuex ? */
|
|
#define cpu_has_64bits 0
|
|
#define cpu_has_64bit_zero_reg 0
|
|
#define cpu_has_64bit_gp_regs 0
|
|
#define cpu_has_64bit_addresses 0
|
|
|
|
#define cpu_has_inclusive_pcaches 0
|
|
|
|
#define cpu_dcache_line_size() 16
|
|
#define cpu_icache_line_size() 16
|
|
|
|
#endif /* __ASM_MACH_RC32434_CPU_FEATURE_OVERRIDES_H */
|