mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 17:46:15 +07:00
bc6d5d7666
Add nodes to support the Controller Area Network(M_CAN) on SAMA5D2. The version of M_CAN IP core is 3.1.0 (CREL = 0x31040730). As said in SAMA5D2 datasheet, the CAN clock is recommended to use frequencies of 20, 40 or 80 MHz. To achieve these frequencies, PMC GCLK3 must select the UPLLCK(480 MHz) as source clock and divide by 24, 12, or 6. So, the "assigned-clock-rates" property has three options: 20000000, 40000000, and 80000000. The "assigned-clock-parents" property should be referred to utmi fixedly. The MSBs [bits 31:16] of the CAN Message RAM for CAN0 and CAN1 are default configured in 0x00200000. To avoid conflict with SRAM map for PM, change them to 0x00210000 in the AT91Bootstrap via setting the CAN Memories Address-based Register(SFR_CAN) of SFR. Signed-off-by: Wenyou Yang <wenyou.yang@atmel.com> Tested-by: Quentin Schulz <quentin.schulz@free-electrons.com> Signed-off-by: Alexandre Belloni <alexandre.belloni@free-electrons.com>
1376 lines
32 KiB
Plaintext
1376 lines
32 KiB
Plaintext
/*
|
|
* sama5d2.dtsi - Device Tree Include file for SAMA5D2 family SoC
|
|
*
|
|
* Copyright (C) 2015 Atmel,
|
|
* 2015 Ludovic Desroches <ludovic.desroches@atmel.com>
|
|
*
|
|
* This file is dual-licensed: you can use it either under the terms
|
|
* of the GPL or the X11 license, at your option. Note that this dual
|
|
* licensing only applies to this file, and not this project as a
|
|
* whole.
|
|
*
|
|
* a) This file is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of the
|
|
* License, or (at your option) any later version.
|
|
*
|
|
* This file is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* Or, alternatively,
|
|
*
|
|
* b) Permission is hereby granted, free of charge, to any person
|
|
* obtaining a copy of this software and associated documentation
|
|
* files (the "Software"), to deal in the Software without
|
|
* restriction, including without limitation the rights to use,
|
|
* copy, modify, merge, publish, distribute, sublicense, and/or
|
|
* sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following
|
|
* conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be
|
|
* included in all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
|
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
|
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
|
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include "skeleton.dtsi"
|
|
#include <dt-bindings/dma/at91.h>
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/clock/at91.h>
|
|
|
|
/ {
|
|
model = "Atmel SAMA5D2 family SoC";
|
|
compatible = "atmel,sama5d2";
|
|
interrupt-parent = <&aic>;
|
|
|
|
aliases {
|
|
serial0 = &uart1;
|
|
serial1 = &uart3;
|
|
tcb0 = &tcb0;
|
|
tcb1 = &tcb1;
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a5";
|
|
reg = <0>;
|
|
next-level-cache = <&L2>;
|
|
};
|
|
};
|
|
|
|
pmu {
|
|
compatible = "arm,cortex-a5-pmu";
|
|
interrupts = <2 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
};
|
|
|
|
etb {
|
|
compatible = "arm,coresight-etb10", "arm,primecell";
|
|
reg = <0x740000 0x1000>;
|
|
|
|
clocks = <&mck>;
|
|
clock-names = "apb_pclk";
|
|
|
|
port {
|
|
etb_in: endpoint {
|
|
slave-mode;
|
|
remote-endpoint = <&etm_out>;
|
|
};
|
|
};
|
|
};
|
|
|
|
etm {
|
|
compatible = "arm,coresight-etm3x", "arm,primecell";
|
|
reg = <0x73C000 0x1000>;
|
|
|
|
clocks = <&mck>;
|
|
clock-names = "apb_pclk";
|
|
|
|
port {
|
|
etm_out: endpoint {
|
|
remote-endpoint = <&etb_in>;
|
|
};
|
|
};
|
|
};
|
|
|
|
memory {
|
|
reg = <0x20000000 0x20000000>;
|
|
};
|
|
|
|
clocks {
|
|
slow_xtal: slow_xtal {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <0>;
|
|
};
|
|
|
|
main_xtal: main_xtal {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <0>;
|
|
};
|
|
};
|
|
|
|
ns_sram: sram@00200000 {
|
|
compatible = "mmio-sram";
|
|
reg = <0x00200000 0x20000>;
|
|
};
|
|
|
|
ahb {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
|
|
usb0: gadget@00300000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "atmel,sama5d3-udc";
|
|
reg = <0x00300000 0x100000
|
|
0xfc02c000 0x400>;
|
|
interrupts = <42 IRQ_TYPE_LEVEL_HIGH 2>;
|
|
clocks = <&udphs_clk>, <&utmi>;
|
|
clock-names = "pclk", "hclk";
|
|
status = "disabled";
|
|
|
|
ep@0 {
|
|
reg = <0>;
|
|
atmel,fifo-size = <64>;
|
|
atmel,nb-banks = <1>;
|
|
};
|
|
|
|
ep@1 {
|
|
reg = <1>;
|
|
atmel,fifo-size = <1024>;
|
|
atmel,nb-banks = <3>;
|
|
atmel,can-dma;
|
|
atmel,can-isoc;
|
|
};
|
|
|
|
ep@2 {
|
|
reg = <2>;
|
|
atmel,fifo-size = <1024>;
|
|
atmel,nb-banks = <3>;
|
|
atmel,can-dma;
|
|
atmel,can-isoc;
|
|
};
|
|
|
|
ep@3 {
|
|
reg = <3>;
|
|
atmel,fifo-size = <1024>;
|
|
atmel,nb-banks = <2>;
|
|
atmel,can-dma;
|
|
atmel,can-isoc;
|
|
};
|
|
|
|
ep@4 {
|
|
reg = <4>;
|
|
atmel,fifo-size = <1024>;
|
|
atmel,nb-banks = <2>;
|
|
atmel,can-dma;
|
|
atmel,can-isoc;
|
|
};
|
|
|
|
ep@5 {
|
|
reg = <5>;
|
|
atmel,fifo-size = <1024>;
|
|
atmel,nb-banks = <2>;
|
|
atmel,can-dma;
|
|
atmel,can-isoc;
|
|
};
|
|
|
|
ep@6 {
|
|
reg = <6>;
|
|
atmel,fifo-size = <1024>;
|
|
atmel,nb-banks = <2>;
|
|
atmel,can-dma;
|
|
atmel,can-isoc;
|
|
};
|
|
|
|
ep@7 {
|
|
reg = <7>;
|
|
atmel,fifo-size = <1024>;
|
|
atmel,nb-banks = <2>;
|
|
atmel,can-dma;
|
|
atmel,can-isoc;
|
|
};
|
|
|
|
ep@8 {
|
|
reg = <8>;
|
|
atmel,fifo-size = <1024>;
|
|
atmel,nb-banks = <2>;
|
|
atmel,can-isoc;
|
|
};
|
|
|
|
ep@9 {
|
|
reg = <9>;
|
|
atmel,fifo-size = <1024>;
|
|
atmel,nb-banks = <2>;
|
|
atmel,can-isoc;
|
|
};
|
|
|
|
ep@10 {
|
|
reg = <10>;
|
|
atmel,fifo-size = <1024>;
|
|
atmel,nb-banks = <2>;
|
|
atmel,can-isoc;
|
|
};
|
|
|
|
ep@11 {
|
|
reg = <11>;
|
|
atmel,fifo-size = <1024>;
|
|
atmel,nb-banks = <2>;
|
|
atmel,can-isoc;
|
|
};
|
|
|
|
ep@12 {
|
|
reg = <12>;
|
|
atmel,fifo-size = <1024>;
|
|
atmel,nb-banks = <2>;
|
|
atmel,can-isoc;
|
|
};
|
|
|
|
ep@13 {
|
|
reg = <13>;
|
|
atmel,fifo-size = <1024>;
|
|
atmel,nb-banks = <2>;
|
|
atmel,can-isoc;
|
|
};
|
|
|
|
ep@14 {
|
|
reg = <14>;
|
|
atmel,fifo-size = <1024>;
|
|
atmel,nb-banks = <2>;
|
|
atmel,can-isoc;
|
|
};
|
|
|
|
ep@15 {
|
|
reg = <15>;
|
|
atmel,fifo-size = <1024>;
|
|
atmel,nb-banks = <2>;
|
|
atmel,can-isoc;
|
|
};
|
|
};
|
|
|
|
usb1: ohci@00400000 {
|
|
compatible = "atmel,at91rm9200-ohci", "usb-ohci";
|
|
reg = <0x00400000 0x100000>;
|
|
interrupts = <41 IRQ_TYPE_LEVEL_HIGH 2>;
|
|
clocks = <&uhphs_clk>, <&uhphs_clk>, <&uhpck>;
|
|
clock-names = "ohci_clk", "hclk", "uhpck";
|
|
status = "disabled";
|
|
};
|
|
|
|
usb2: ehci@00500000 {
|
|
compatible = "atmel,at91sam9g45-ehci", "usb-ehci";
|
|
reg = <0x00500000 0x100000>;
|
|
interrupts = <41 IRQ_TYPE_LEVEL_HIGH 2>;
|
|
clocks = <&utmi>, <&uhphs_clk>;
|
|
clock-names = "usb_clk", "ehci_clk";
|
|
status = "disabled";
|
|
};
|
|
|
|
L2: cache-controller@00a00000 {
|
|
compatible = "arm,pl310-cache";
|
|
reg = <0x00a00000 0x1000>;
|
|
interrupts = <63 IRQ_TYPE_LEVEL_HIGH 4>;
|
|
cache-unified;
|
|
cache-level = <2>;
|
|
};
|
|
|
|
nand0: nand@80000000 {
|
|
compatible = "atmel,sama5d2-nand";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
reg = < /* EBI CS3 */
|
|
0x80000000 0x08000000
|
|
/* SMC PMECC regs */
|
|
0xf8014070 0x00000490
|
|
/* SMC PMECC Error Location regs */
|
|
0xf8014500 0x00000200
|
|
/* ROM Galois tables */
|
|
0x00040000 0x00018000
|
|
>;
|
|
interrupts = <17 IRQ_TYPE_LEVEL_HIGH 6>;
|
|
atmel,nand-addr-offset = <21>;
|
|
atmel,nand-cmd-offset = <22>;
|
|
atmel,nand-has-dma;
|
|
atmel,has-pmecc;
|
|
atmel,pmecc-lookup-table-offset = <0x0 0x8000>;
|
|
status = "disabled";
|
|
|
|
nfc@c0000000 {
|
|
compatible = "atmel,sama5d3-nfc";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = < /* NFC Command Registers */
|
|
0xc0000000 0x08000000
|
|
/* NFC HSMC regs */
|
|
0xf8014000 0x00000070
|
|
/* NFC SRAM banks */
|
|
0x00100000 0x00100000
|
|
>;
|
|
clocks = <&hsmc_clk>;
|
|
atmel,write-by-sram;
|
|
};
|
|
};
|
|
|
|
sdmmc0: sdio-host@a0000000 {
|
|
compatible = "atmel,sama5d2-sdhci";
|
|
reg = <0xa0000000 0x300>;
|
|
interrupts = <31 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&sdmmc0_hclk>, <&sdmmc0_gclk>, <&main>;
|
|
clock-names = "hclock", "multclk", "baseclk";
|
|
status = "disabled";
|
|
};
|
|
|
|
sdmmc1: sdio-host@b0000000 {
|
|
compatible = "atmel,sama5d2-sdhci";
|
|
reg = <0xb0000000 0x300>;
|
|
interrupts = <32 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&sdmmc1_hclk>, <&sdmmc1_gclk>, <&main>;
|
|
clock-names = "hclock", "multclk", "baseclk";
|
|
status = "disabled";
|
|
};
|
|
|
|
apb {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
|
|
hlcdc: hlcdc@f0000000 {
|
|
compatible = "atmel,sama5d2-hlcdc";
|
|
reg = <0xf0000000 0x2000>;
|
|
interrupts = <45 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&lcdc_clk>, <&lcdck>, <&clk32k>;
|
|
clock-names = "periph_clk","sys_clk", "slow_clk";
|
|
status = "disabled";
|
|
|
|
hlcdc-display-controller {
|
|
compatible = "atmel,hlcdc-display-controller";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0>;
|
|
};
|
|
};
|
|
|
|
hlcdc_pwm: hlcdc-pwm {
|
|
compatible = "atmel,hlcdc-pwm";
|
|
#pwm-cells = <3>;
|
|
};
|
|
};
|
|
|
|
ramc0: ramc@f000c000 {
|
|
compatible = "atmel,sama5d3-ddramc";
|
|
reg = <0xf000c000 0x200>;
|
|
clocks = <&ddrck>, <&mpddr_clk>;
|
|
clock-names = "ddrck", "mpddr";
|
|
};
|
|
|
|
dma0: dma-controller@f0010000 {
|
|
compatible = "atmel,sama5d4-dma";
|
|
reg = <0xf0010000 0x1000>;
|
|
interrupts = <6 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
#dma-cells = <1>;
|
|
clocks = <&dma0_clk>;
|
|
clock-names = "dma_clk";
|
|
};
|
|
|
|
/* Place dma1 here despite its address */
|
|
dma1: dma-controller@f0004000 {
|
|
compatible = "atmel,sama5d4-dma";
|
|
reg = <0xf0004000 0x1000>;
|
|
interrupts = <7 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
#dma-cells = <1>;
|
|
clocks = <&dma1_clk>;
|
|
clock-names = "dma_clk";
|
|
};
|
|
|
|
pmc: pmc@f0014000 {
|
|
compatible = "atmel,sama5d2-pmc", "syscon";
|
|
reg = <0xf0014000 0x160>;
|
|
interrupts = <74 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
interrupt-controller;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
#interrupt-cells = <1>;
|
|
|
|
main_rc_osc: main_rc_osc {
|
|
compatible = "atmel,at91sam9x5-clk-main-rc-osc";
|
|
#clock-cells = <0>;
|
|
interrupt-parent = <&pmc>;
|
|
interrupts = <AT91_PMC_MOSCRCS>;
|
|
clock-frequency = <12000000>;
|
|
clock-accuracy = <100000000>;
|
|
};
|
|
|
|
main_osc: main_osc {
|
|
compatible = "atmel,at91rm9200-clk-main-osc";
|
|
#clock-cells = <0>;
|
|
interrupt-parent = <&pmc>;
|
|
interrupts = <AT91_PMC_MOSCS>;
|
|
clocks = <&main_xtal>;
|
|
};
|
|
|
|
main: mainck {
|
|
compatible = "atmel,at91sam9x5-clk-main";
|
|
#clock-cells = <0>;
|
|
interrupt-parent = <&pmc>;
|
|
interrupts = <AT91_PMC_MOSCSELS>;
|
|
clocks = <&main_rc_osc &main_osc>;
|
|
};
|
|
|
|
plla: pllack {
|
|
compatible = "atmel,sama5d3-clk-pll";
|
|
#clock-cells = <0>;
|
|
interrupt-parent = <&pmc>;
|
|
interrupts = <AT91_PMC_LOCKA>;
|
|
clocks = <&main>;
|
|
reg = <0>;
|
|
atmel,clk-input-range = <12000000 12000000>;
|
|
#atmel,pll-clk-output-range-cells = <4>;
|
|
atmel,pll-clk-output-ranges = <600000000 1200000000 0 0>;
|
|
};
|
|
|
|
plladiv: plladivck {
|
|
compatible = "atmel,at91sam9x5-clk-plldiv";
|
|
#clock-cells = <0>;
|
|
clocks = <&plla>;
|
|
};
|
|
|
|
utmi: utmick {
|
|
compatible = "atmel,at91sam9x5-clk-utmi";
|
|
#clock-cells = <0>;
|
|
interrupt-parent = <&pmc>;
|
|
interrupts = <AT91_PMC_LOCKU>;
|
|
clocks = <&main>;
|
|
};
|
|
|
|
mck: masterck {
|
|
compatible = "atmel,at91sam9x5-clk-master";
|
|
#clock-cells = <0>;
|
|
interrupt-parent = <&pmc>;
|
|
interrupts = <AT91_PMC_MCKRDY>;
|
|
clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>;
|
|
atmel,clk-output-range = <124000000 166000000>;
|
|
atmel,clk-divisors = <1 2 4 3>;
|
|
};
|
|
|
|
h32ck: h32mxck {
|
|
#clock-cells = <0>;
|
|
compatible = "atmel,sama5d4-clk-h32mx";
|
|
clocks = <&mck>;
|
|
};
|
|
|
|
usb: usbck {
|
|
compatible = "atmel,at91sam9x5-clk-usb";
|
|
#clock-cells = <0>;
|
|
clocks = <&plladiv>, <&utmi>;
|
|
};
|
|
|
|
prog: progck {
|
|
compatible = "atmel,at91sam9x5-clk-programmable";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupt-parent = <&pmc>;
|
|
clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>, <&mck>;
|
|
|
|
prog0: prog0 {
|
|
#clock-cells = <0>;
|
|
reg = <0>;
|
|
interrupts = <AT91_PMC_PCKRDY(0)>;
|
|
};
|
|
|
|
prog1: prog1 {
|
|
#clock-cells = <0>;
|
|
reg = <1>;
|
|
interrupts = <AT91_PMC_PCKRDY(1)>;
|
|
};
|
|
|
|
prog2: prog2 {
|
|
#clock-cells = <0>;
|
|
reg = <2>;
|
|
interrupts = <AT91_PMC_PCKRDY(2)>;
|
|
};
|
|
};
|
|
|
|
systemck {
|
|
compatible = "atmel,at91rm9200-clk-system";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
ddrck: ddrck {
|
|
#clock-cells = <0>;
|
|
reg = <2>;
|
|
clocks = <&mck>;
|
|
};
|
|
|
|
lcdck: lcdck {
|
|
#clock-cells = <0>;
|
|
reg = <3>;
|
|
clocks = <&mck>;
|
|
};
|
|
|
|
uhpck: uhpck {
|
|
#clock-cells = <0>;
|
|
reg = <6>;
|
|
clocks = <&usb>;
|
|
};
|
|
|
|
udpck: udpck {
|
|
#clock-cells = <0>;
|
|
reg = <7>;
|
|
clocks = <&usb>;
|
|
};
|
|
|
|
pck0: pck0 {
|
|
#clock-cells = <0>;
|
|
reg = <8>;
|
|
clocks = <&prog0>;
|
|
};
|
|
|
|
pck1: pck1 {
|
|
#clock-cells = <0>;
|
|
reg = <9>;
|
|
clocks = <&prog1>;
|
|
};
|
|
|
|
pck2: pck2 {
|
|
#clock-cells = <0>;
|
|
reg = <10>;
|
|
clocks = <&prog2>;
|
|
};
|
|
|
|
iscck: iscck {
|
|
#clock-cells = <0>;
|
|
reg = <18>;
|
|
clocks = <&mck>;
|
|
};
|
|
};
|
|
|
|
periph32ck {
|
|
compatible = "atmel,at91sam9x5-clk-peripheral";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&h32ck>;
|
|
|
|
macb0_clk: macb0_clk {
|
|
#clock-cells = <0>;
|
|
reg = <5>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
tdes_clk: tdes_clk {
|
|
#clock-cells = <0>;
|
|
reg = <11>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
matrix1_clk: matrix1_clk {
|
|
#clock-cells = <0>;
|
|
reg = <14>;
|
|
};
|
|
|
|
hsmc_clk: hsmc_clk {
|
|
#clock-cells = <0>;
|
|
reg = <17>;
|
|
};
|
|
|
|
pioA_clk: pioA_clk {
|
|
#clock-cells = <0>;
|
|
reg = <18>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
flx0_clk: flx0_clk {
|
|
#clock-cells = <0>;
|
|
reg = <19>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
flx1_clk: flx1_clk {
|
|
#clock-cells = <0>;
|
|
reg = <20>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
flx2_clk: flx2_clk {
|
|
#clock-cells = <0>;
|
|
reg = <21>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
flx3_clk: flx3_clk {
|
|
#clock-cells = <0>;
|
|
reg = <22>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
flx4_clk: flx4_clk {
|
|
#clock-cells = <0>;
|
|
reg = <23>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
uart0_clk: uart0_clk {
|
|
#clock-cells = <0>;
|
|
reg = <24>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
uart1_clk: uart1_clk {
|
|
#clock-cells = <0>;
|
|
reg = <25>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
uart2_clk: uart2_clk {
|
|
#clock-cells = <0>;
|
|
reg = <26>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
uart3_clk: uart3_clk {
|
|
#clock-cells = <0>;
|
|
reg = <27>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
uart4_clk: uart4_clk {
|
|
#clock-cells = <0>;
|
|
reg = <28>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
twi0_clk: twi0_clk {
|
|
reg = <29>;
|
|
#clock-cells = <0>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
twi1_clk: twi1_clk {
|
|
#clock-cells = <0>;
|
|
reg = <30>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
spi0_clk: spi0_clk {
|
|
#clock-cells = <0>;
|
|
reg = <33>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
spi1_clk: spi1_clk {
|
|
#clock-cells = <0>;
|
|
reg = <34>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
tcb0_clk: tcb0_clk {
|
|
#clock-cells = <0>;
|
|
reg = <35>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
tcb1_clk: tcb1_clk {
|
|
#clock-cells = <0>;
|
|
reg = <36>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
pwm_clk: pwm_clk {
|
|
#clock-cells = <0>;
|
|
reg = <38>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
adc_clk: adc_clk {
|
|
#clock-cells = <0>;
|
|
reg = <40>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
uhphs_clk: uhphs_clk {
|
|
#clock-cells = <0>;
|
|
reg = <41>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
udphs_clk: udphs_clk {
|
|
#clock-cells = <0>;
|
|
reg = <42>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
ssc0_clk: ssc0_clk {
|
|
#clock-cells = <0>;
|
|
reg = <43>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
ssc1_clk: ssc1_clk {
|
|
#clock-cells = <0>;
|
|
reg = <44>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
trng_clk: trng_clk {
|
|
#clock-cells = <0>;
|
|
reg = <47>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
pdmic_clk: pdmic_clk {
|
|
#clock-cells = <0>;
|
|
reg = <48>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
securam_clk: securam_clk {
|
|
#clock-cells = <0>;
|
|
reg = <51>;
|
|
};
|
|
|
|
i2s0_clk: i2s0_clk {
|
|
#clock-cells = <0>;
|
|
reg = <54>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
i2s1_clk: i2s1_clk {
|
|
#clock-cells = <0>;
|
|
reg = <55>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
can0_clk: can0_clk {
|
|
#clock-cells = <0>;
|
|
reg = <56>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
can1_clk: can1_clk {
|
|
#clock-cells = <0>;
|
|
reg = <57>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
classd_clk: classd_clk {
|
|
#clock-cells = <0>;
|
|
reg = <59>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
};
|
|
|
|
periph64ck {
|
|
compatible = "atmel,at91sam9x5-clk-peripheral";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&mck>;
|
|
|
|
dma0_clk: dma0_clk {
|
|
#clock-cells = <0>;
|
|
reg = <6>;
|
|
};
|
|
|
|
dma1_clk: dma1_clk {
|
|
#clock-cells = <0>;
|
|
reg = <7>;
|
|
};
|
|
|
|
aes_clk: aes_clk {
|
|
#clock-cells = <0>;
|
|
reg = <9>;
|
|
};
|
|
|
|
aesb_clk: aesb_clk {
|
|
#clock-cells = <0>;
|
|
reg = <10>;
|
|
};
|
|
|
|
sha_clk: sha_clk {
|
|
#clock-cells = <0>;
|
|
reg = <12>;
|
|
};
|
|
|
|
mpddr_clk: mpddr_clk {
|
|
#clock-cells = <0>;
|
|
reg = <13>;
|
|
};
|
|
|
|
matrix0_clk: matrix0_clk {
|
|
#clock-cells = <0>;
|
|
reg = <15>;
|
|
};
|
|
|
|
sdmmc0_hclk: sdmmc0_hclk {
|
|
#clock-cells = <0>;
|
|
reg = <31>;
|
|
};
|
|
|
|
sdmmc1_hclk: sdmmc1_hclk {
|
|
#clock-cells = <0>;
|
|
reg = <32>;
|
|
};
|
|
|
|
lcdc_clk: lcdc_clk {
|
|
#clock-cells = <0>;
|
|
reg = <45>;
|
|
};
|
|
|
|
isc_clk: isc_clk {
|
|
#clock-cells = <0>;
|
|
reg = <46>;
|
|
};
|
|
|
|
qspi0_clk: qspi0_clk {
|
|
#clock-cells = <0>;
|
|
reg = <52>;
|
|
};
|
|
|
|
qspi1_clk: qspi1_clk {
|
|
#clock-cells = <0>;
|
|
reg = <53>;
|
|
};
|
|
};
|
|
|
|
gck {
|
|
compatible = "atmel,sama5d2-clk-generated";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupt-parent = <&pmc>;
|
|
clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>, <&mck>;
|
|
|
|
sdmmc0_gclk: sdmmc0_gclk {
|
|
#clock-cells = <0>;
|
|
reg = <31>;
|
|
};
|
|
|
|
sdmmc1_gclk: sdmmc1_gclk {
|
|
#clock-cells = <0>;
|
|
reg = <32>;
|
|
};
|
|
|
|
tcb0_gclk: tcb0_gclk {
|
|
#clock-cells = <0>;
|
|
reg = <35>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
tcb1_gclk: tcb1_gclk {
|
|
#clock-cells = <0>;
|
|
reg = <36>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
pwm_gclk: pwm_gclk {
|
|
#clock-cells = <0>;
|
|
reg = <38>;
|
|
atmel,clk-output-range = <0 83000000>;
|
|
};
|
|
|
|
pdmic_gclk: pdmic_gclk {
|
|
#clock-cells = <0>;
|
|
reg = <48>;
|
|
};
|
|
|
|
i2s0_gclk: i2s0_gclk {
|
|
#clock-cells = <0>;
|
|
reg = <54>;
|
|
};
|
|
|
|
i2s1_gclk: i2s1_gclk {
|
|
#clock-cells = <0>;
|
|
reg = <55>;
|
|
};
|
|
|
|
can0_gclk: can0_gclk {
|
|
#clock-cells = <0>;
|
|
reg = <56>;
|
|
atmel,clk-output-range = <0 80000000>;
|
|
};
|
|
|
|
can1_gclk: can1_gclk {
|
|
#clock-cells = <0>;
|
|
reg = <57>;
|
|
atmel,clk-output-range = <0 80000000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
sha@f0028000 {
|
|
compatible = "atmel,at91sam9g46-sha";
|
|
reg = <0xf0028000 0x100>;
|
|
interrupts = <12 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
dmas = <&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(30))>;
|
|
dma-names = "tx";
|
|
clocks = <&sha_clk>;
|
|
clock-names = "sha_clk";
|
|
status = "okay";
|
|
};
|
|
|
|
aes@f002c000 {
|
|
compatible = "atmel,at91sam9g46-aes";
|
|
reg = <0xf002c000 0x100>;
|
|
interrupts = <9 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
dmas = <&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(26))>,
|
|
<&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(27))>;
|
|
dma-names = "tx", "rx";
|
|
clocks = <&aes_clk>;
|
|
clock-names = "aes_clk";
|
|
status = "okay";
|
|
};
|
|
|
|
spi0: spi@f8000000 {
|
|
compatible = "atmel,at91rm9200-spi";
|
|
reg = <0xf8000000 0x100>;
|
|
interrupts = <33 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
dmas = <&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(6))>,
|
|
<&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(7))>;
|
|
dma-names = "tx", "rx";
|
|
clocks = <&spi0_clk>;
|
|
clock-names = "spi_clk";
|
|
atmel,fifo-size = <16>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
ssc0: ssc@f8004000 {
|
|
compatible = "atmel,at91sam9g45-ssc";
|
|
reg = <0xf8004000 0x4000>;
|
|
interrupts = <43 IRQ_TYPE_LEVEL_HIGH 4>;
|
|
dmas = <&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(21))>,
|
|
<&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(22))>;
|
|
dma-names = "tx", "rx";
|
|
clocks = <&ssc0_clk>;
|
|
clock-names = "pclk";
|
|
status = "disabled";
|
|
};
|
|
|
|
macb0: ethernet@f8008000 {
|
|
compatible = "atmel,sama5d2-gem";
|
|
reg = <0xf8008000 0x1000>;
|
|
interrupts = <5 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 0 */
|
|
66 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 1 */
|
|
67 IRQ_TYPE_LEVEL_HIGH 3>; /* Queue 2 */
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&macb0_clk>, <&macb0_clk>;
|
|
clock-names = "hclk", "pclk";
|
|
status = "disabled";
|
|
};
|
|
|
|
tcb0: timer@f800c000 {
|
|
compatible = "atmel,at91sam9x5-tcb";
|
|
reg = <0xf800c000 0x100>;
|
|
interrupts = <35 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&tcb0_clk>, <&clk32k>;
|
|
clock-names = "t0_clk", "slow_clk";
|
|
};
|
|
|
|
tcb1: timer@f8010000 {
|
|
compatible = "atmel,at91sam9x5-tcb";
|
|
reg = <0xf8010000 0x100>;
|
|
interrupts = <36 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&tcb1_clk>, <&clk32k>;
|
|
clock-names = "t0_clk", "slow_clk";
|
|
};
|
|
|
|
pdmic: pdmic@f8018000 {
|
|
compatible = "atmel,sama5d2-pdmic";
|
|
reg = <0xf8018000 0x124>;
|
|
interrupts = <48 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
dmas = <&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1)
|
|
| AT91_XDMAC_DT_PERID(50))>;
|
|
dma-names = "rx";
|
|
clocks = <&pdmic_clk>, <&pdmic_gclk>;
|
|
clock-names = "pclk", "gclk";
|
|
status = "disabled";
|
|
};
|
|
|
|
uart0: serial@f801c000 {
|
|
compatible = "atmel,at91sam9260-usart";
|
|
reg = <0xf801c000 0x100>;
|
|
interrupts = <24 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
dmas = <&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(35))>,
|
|
<&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(36))>;
|
|
dma-names = "tx", "rx";
|
|
clocks = <&uart0_clk>;
|
|
clock-names = "usart";
|
|
status = "disabled";
|
|
};
|
|
|
|
uart1: serial@f8020000 {
|
|
compatible = "atmel,at91sam9260-usart";
|
|
reg = <0xf8020000 0x100>;
|
|
interrupts = <25 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
dmas = <&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(37))>,
|
|
<&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(38))>;
|
|
dma-names = "tx", "rx";
|
|
clocks = <&uart1_clk>;
|
|
clock-names = "usart";
|
|
status = "disabled";
|
|
};
|
|
|
|
uart2: serial@f8024000 {
|
|
compatible = "atmel,at91sam9260-usart";
|
|
reg = <0xf8024000 0x100>;
|
|
interrupts = <26 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
dmas = <&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(39))>,
|
|
<&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(40))>;
|
|
dma-names = "tx", "rx";
|
|
clocks = <&uart2_clk>;
|
|
clock-names = "usart";
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c0: i2c@f8028000 {
|
|
compatible = "atmel,sama5d2-i2c";
|
|
reg = <0xf8028000 0x100>;
|
|
interrupts = <29 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
dmas = <&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(0))>,
|
|
<&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(1))>;
|
|
dma-names = "tx", "rx";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&twi0_clk>;
|
|
atmel,fifo-size = <16>;
|
|
status = "disabled";
|
|
};
|
|
|
|
sfr: sfr@f8030000 {
|
|
compatible = "atmel,sama5d2-sfr", "syscon";
|
|
reg = <0xf8030000 0x98>;
|
|
};
|
|
|
|
flx0: flexcom@f8034000 {
|
|
compatible = "atmel,sama5d2-flexcom";
|
|
reg = <0xf8034000 0x200>;
|
|
clocks = <&flx0_clk>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0x0 0xf8034000 0x800>;
|
|
status = "disabled";
|
|
};
|
|
|
|
flx1: flexcom@f8038000 {
|
|
compatible = "atmel,sama5d2-flexcom";
|
|
reg = <0xf8038000 0x200>;
|
|
clocks = <&flx1_clk>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0x0 0xf8038000 0x800>;
|
|
status = "disabled";
|
|
};
|
|
|
|
securam: sram@f8044000 {
|
|
compatible = "atmel,sama5d2-securam", "mmio-sram";
|
|
reg = <0xf8044000 0x1420>;
|
|
clocks = <&securam_clk>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0 0xf8044000 0x1420>;
|
|
};
|
|
|
|
rstc@f8048000 {
|
|
compatible = "atmel,sama5d3-rstc";
|
|
reg = <0xf8048000 0x10>;
|
|
clocks = <&clk32k>;
|
|
};
|
|
|
|
shdwc@f8048010 {
|
|
compatible = "atmel,sama5d2-shdwc";
|
|
reg = <0xf8048010 0x10>;
|
|
clocks = <&clk32k>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
atmel,wakeup-rtc-timer;
|
|
};
|
|
|
|
pit: timer@f8048030 {
|
|
compatible = "atmel,at91sam9260-pit";
|
|
reg = <0xf8048030 0x10>;
|
|
interrupts = <3 IRQ_TYPE_LEVEL_HIGH 5>;
|
|
clocks = <&h32ck>;
|
|
};
|
|
|
|
watchdog@f8048040 {
|
|
compatible = "atmel,sama5d4-wdt";
|
|
reg = <0xf8048040 0x10>;
|
|
interrupts = <4 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
clocks = <&clk32k>;
|
|
status = "disabled";
|
|
};
|
|
|
|
clk32k: sckc@f8048050 {
|
|
compatible = "atmel,sama5d4-sckc";
|
|
reg = <0xf8048050 0x4>;
|
|
|
|
clocks = <&slow_xtal>;
|
|
#clock-cells = <0>;
|
|
};
|
|
|
|
rtc@f80480b0 {
|
|
compatible = "atmel,at91rm9200-rtc";
|
|
reg = <0xf80480b0 0x30>;
|
|
interrupts = <74 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
clocks = <&clk32k>;
|
|
};
|
|
|
|
can0: can@f8054000 {
|
|
compatible = "bosch,m_can";
|
|
reg = <0xf8054000 0x4000>, <0x210000 0x4000>;
|
|
reg-names = "m_can", "message_ram";
|
|
interrupts = <56 IRQ_TYPE_LEVEL_HIGH 7>,
|
|
<64 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
interrupt-names = "int0", "int1";
|
|
clocks = <&can0_clk>, <&can0_gclk>;
|
|
clock-names = "hclk", "cclk";
|
|
assigned-clocks = <&can0_gclk>;
|
|
assigned-clock-parents = <&utmi>;
|
|
assigned-clock-rates = <40000000>;
|
|
bosch,mram-cfg = <0x0 0 0 64 0 0 32 32>;
|
|
status = "disabled";
|
|
};
|
|
|
|
spi1: spi@fc000000 {
|
|
compatible = "atmel,at91rm9200-spi";
|
|
reg = <0xfc000000 0x100>;
|
|
interrupts = <34 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
dmas = <&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(8))>,
|
|
<&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(9))>;
|
|
dma-names = "tx", "rx";
|
|
clocks = <&spi1_clk>;
|
|
clock-names = "spi_clk";
|
|
atmel,fifo-size = <16>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
uart3: serial@fc008000 {
|
|
compatible = "atmel,at91sam9260-usart";
|
|
reg = <0xfc008000 0x100>;
|
|
interrupts = <27 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
dmas = <&dma1
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(41))>,
|
|
<&dma1
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(42))>;
|
|
dma-names = "tx", "rx";
|
|
clocks = <&uart3_clk>;
|
|
clock-names = "usart";
|
|
status = "disabled";
|
|
};
|
|
|
|
uart4: serial@fc00c000 {
|
|
compatible = "atmel,at91sam9260-usart";
|
|
reg = <0xfc00c000 0x100>;
|
|
dmas = <&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(43))>,
|
|
<&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(44))>;
|
|
dma-names = "tx", "rx";
|
|
interrupts = <28 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
clocks = <&uart4_clk>;
|
|
clock-names = "usart";
|
|
status = "disabled";
|
|
};
|
|
|
|
flx2: flexcom@fc010000 {
|
|
compatible = "atmel,sama5d2-flexcom";
|
|
reg = <0xfc010000 0x200>;
|
|
clocks = <&flx2_clk>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0x0 0xfc010000 0x800>;
|
|
status = "disabled";
|
|
};
|
|
|
|
flx3: flexcom@fc014000 {
|
|
compatible = "atmel,sama5d2-flexcom";
|
|
reg = <0xfc014000 0x200>;
|
|
clocks = <&flx3_clk>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0x0 0xfc014000 0x800>;
|
|
status = "disabled";
|
|
};
|
|
|
|
flx4: flexcom@fc018000 {
|
|
compatible = "atmel,sama5d2-flexcom";
|
|
reg = <0xfc018000 0x200>;
|
|
clocks = <&flx4_clk>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0x0 0xfc018000 0x800>;
|
|
status = "disabled";
|
|
};
|
|
|
|
trng@fc01c000 {
|
|
compatible = "atmel,at91sam9g45-trng";
|
|
reg = <0xfc01c000 0x100>;
|
|
interrupts = <47 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&trng_clk>;
|
|
};
|
|
|
|
aic: interrupt-controller@fc020000 {
|
|
#interrupt-cells = <3>;
|
|
compatible = "atmel,sama5d2-aic";
|
|
interrupt-controller;
|
|
reg = <0xfc020000 0x200>;
|
|
atmel,external-irqs = <49>;
|
|
};
|
|
|
|
i2c1: i2c@fc028000 {
|
|
compatible = "atmel,sama5d2-i2c";
|
|
reg = <0xfc028000 0x100>;
|
|
interrupts = <30 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
dmas = <&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(2))>,
|
|
<&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(3))>;
|
|
dma-names = "tx", "rx";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&twi1_clk>;
|
|
atmel,fifo-size = <16>;
|
|
status = "disabled";
|
|
};
|
|
|
|
adc: adc@fc030000 {
|
|
compatible = "atmel,sama5d2-adc";
|
|
reg = <0xfc030000 0x100>;
|
|
interrupts = <40 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
clocks = <&adc_clk>;
|
|
clock-names = "adc_clk";
|
|
atmel,min-sample-rate-hz = <200000>;
|
|
atmel,max-sample-rate-hz = <20000000>;
|
|
atmel,startup-time-ms = <4>;
|
|
status = "disabled";
|
|
};
|
|
|
|
pioA: pinctrl@fc038000 {
|
|
compatible = "atmel,sama5d2-pinctrl";
|
|
reg = <0xfc038000 0x600>;
|
|
interrupts = <18 IRQ_TYPE_LEVEL_HIGH 7>,
|
|
<68 IRQ_TYPE_LEVEL_HIGH 7>,
|
|
<69 IRQ_TYPE_LEVEL_HIGH 7>,
|
|
<70 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
clocks = <&pioA_clk>;
|
|
};
|
|
|
|
secumod@fc040000 {
|
|
compatible = "atmel,sama5d2-secumod", "syscon";
|
|
reg = <0xfc040000 0x100>;
|
|
};
|
|
|
|
tdes@fc044000 {
|
|
compatible = "atmel,at91sam9g46-tdes";
|
|
reg = <0xfc044000 0x100>;
|
|
interrupts = <11 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
dmas = <&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(28))>,
|
|
<&dma0
|
|
(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
|
|
AT91_XDMAC_DT_PERID(29))>;
|
|
dma-names = "tx", "rx";
|
|
clocks = <&tdes_clk>;
|
|
clock-names = "tdes_clk";
|
|
status = "okay";
|
|
};
|
|
|
|
can1: can@fc050000 {
|
|
compatible = "bosch,m_can";
|
|
reg = <0xfc050000 0x4000>, <0x210000 0x4000>;
|
|
reg-names = "m_can", "message_ram";
|
|
interrupts = <57 IRQ_TYPE_LEVEL_HIGH 7>,
|
|
<65 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
interrupt-names = "int0", "int1";
|
|
clocks = <&can1_clk>, <&can1_gclk>;
|
|
clock-names = "hclk", "cclk";
|
|
assigned-clocks = <&can1_gclk>;
|
|
assigned-clock-parents = <&utmi>;
|
|
assigned-clock-rates = <40000000>;
|
|
bosch,mram-cfg = <0x1100 0 0 64 0 0 32 32>;
|
|
status = "disabled";
|
|
};
|
|
|
|
sfrbu: sfr@fc05c000 {
|
|
compatible = "atmel,sama5d2-sfrbu", "syscon";
|
|
reg = <0xfc05c000 0x20>;
|
|
};
|
|
|
|
chipid@fc069000 {
|
|
compatible = "atmel,sama5d2-chipid";
|
|
reg = <0xfc069000 0x8>;
|
|
};
|
|
};
|
|
};
|
|
};
|