mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-05 06:26:55 +07:00
adf3442cc8
After the conversion of pxa architecture to common clock framework, the NAND clock can be disabled on startup if no nand driver claims it. In this case, it happens that if the bootloader used the NAND and set the DFI arbitration bit, the next access to a static memory controller area, such as an ethernet card, the system bus will stall, and the core will be stalled forever. Fix this by clearing the DFI arbritration bit in pxa3xx startup. The bit will be enabled the pxa3xx-nand driver on need anyway. The only left requirement is that upon pxa3xx-nand removal, the bit should be cleared before the clock is disabled. Signed-off-by: Robert Jarzmik <robert.jarzmik@free.fr>
61 lines
1.4 KiB
C
61 lines
1.4 KiB
C
#ifndef __ASM_MACH_ADDR_MAP_H
|
|
#define __ASM_MACH_ADDR_MAP_H
|
|
|
|
/*
|
|
* Chip Selects
|
|
*/
|
|
#define PXA_CS0_PHYS 0x00000000
|
|
#define PXA_CS1_PHYS 0x04000000
|
|
#define PXA_CS2_PHYS 0x08000000
|
|
#define PXA_CS3_PHYS 0x0C000000
|
|
#define PXA_CS4_PHYS 0x10000000
|
|
#define PXA_CS5_PHYS 0x14000000
|
|
|
|
#define PXA300_CS0_PHYS 0x00000000 /* PXA300/PXA310 _only_ */
|
|
#define PXA300_CS1_PHYS 0x30000000 /* PXA300/PXA310 _only_ */
|
|
#define PXA3xx_CS2_PHYS 0x10000000
|
|
#define PXA3xx_CS3_PHYS 0x14000000
|
|
|
|
/*
|
|
* Peripheral Bus
|
|
*/
|
|
#define PERIPH_PHYS 0x40000000
|
|
#define PERIPH_VIRT IOMEM(0xf2000000)
|
|
#define PERIPH_SIZE 0x02000000
|
|
|
|
/*
|
|
* Static Memory Controller (w/ SDRAM controls on PXA25x/PXA27x)
|
|
*/
|
|
#define PXA2XX_SMEMC_PHYS 0x48000000
|
|
#define PXA3XX_SMEMC_PHYS 0x4a000000
|
|
#define SMEMC_VIRT IOMEM(0xf6000000)
|
|
#define SMEMC_SIZE 0x00100000
|
|
|
|
/*
|
|
* Dynamic Memory Controller (only on PXA3xx)
|
|
*/
|
|
#define DMEMC_PHYS 0x48100000
|
|
#define DMEMC_VIRT IOMEM(0xf6100000)
|
|
#define DMEMC_SIZE 0x00100000
|
|
|
|
/*
|
|
* Reserved space for low level debug virtual addresses within
|
|
* 0xf6200000..0xf6201000
|
|
*/
|
|
|
|
/*
|
|
* DFI Bus for NAND, PXA3xx only
|
|
*/
|
|
#define NAND_PHYS 0x43100000
|
|
#define NAND_VIRT IOMEM(0xf6300000)
|
|
#define NAND_SIZE 0x00100000
|
|
|
|
/*
|
|
* Internal Memory Controller (PXA27x and later)
|
|
*/
|
|
#define IMEMC_PHYS 0x58000000
|
|
#define IMEMC_VIRT IOMEM(0xfe000000)
|
|
#define IMEMC_SIZE 0x00100000
|
|
|
|
#endif /* __ASM_MACH_ADDR_MAP_H */
|