mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-02-10 13:15:08 +07:00
![]() Currently number of error reporting register banks is hardcoded to 6 on AMD processors. This may break in virtualized scenarios when a hypervisor prefers to report fewer banks than what the physical HW provides. Since number of supported banks is reported in MSR_IA32_MCG_CAP[7:0] that's what we should use. Signed-off-by: Boris Ostrovsky <boris.ostrovsky@oracle.com> Link: http://lkml.kernel.org/r/1363295441-1859-3-git-send-email-boris.ostrovsky@oracle.com [ reverse NULL ptr test logic ] Signed-off-by: Borislav Petkov <bp@suse.de> |
||
---|---|---|
.. | ||
Makefile | ||
mce_amd.c | ||
mce_intel.c | ||
mce-apei.c | ||
mce-inject.c | ||
mce-internal.h | ||
mce-severity.c | ||
mce.c | ||
p5.c | ||
therm_throt.c | ||
threshold.c | ||
winchip.c |