mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-05 00:06:39 +07:00
ba9d0fd0f0
Fix word clock length which must equal to one bit clock cycle in DSP mode. Surprisingly McBSP is able synchronize into wrong length when it's slave but e.g. TLV320AIC33 codec in slave configuration is outputting some amount of noise if word clock length is longer than one bit clock cycle. Fix also bit clock and frame sync polarities in DSP mode since they are opposite from I2S. Signed-off-by: Jarkko Nikula <jarkko.nikula@nokia.com> Cc: Arun KS <arunks@mistralsolutions.com> Signed-off-by: Takashi Iwai <tiwai@suse.de> |
||
|---|---|---|
| .. | ||
| at32 | ||
| at91 | ||
| au1x | ||
| blackfin | ||
| codecs | ||
| davinci | ||
| fsl | ||
| omap | ||
| pxa | ||
| s3c24xx | ||
| sh | ||
| Kconfig | ||
| Makefile | ||
| soc-core.c | ||
| soc-dapm.c | ||