Rashmi A b85b43c3e4 phy: intel: Fix for warnings due to EMMC clock 175Mhz change in FIP ... [ Upstream commit 2f2b73a29d2aabf5ad0150856c3e5cb6e04dcfc1 ] Since the EMMC clock was changed from 200Mhz to 175Mhz in FIP, there were some warnings introduced, as the frequency values being checked was still wrt 200Mhz in code. Hence, the frequency checks are now updated based on the current 175Mhz EMMC clock changed in FIP. Spamming kernel log msg: "phy phy-20290000.mmc_phy.2: Unsupported rate: 43750000" Signed-off-by: Rashmi A <rashmi.a@intel.com> Reviewed-by: Adrian Hunter <adrian.hunter@intel.com> Acked-By: Vinod Koul <vkoul@kernel.org> Link: https://lore.kernel.org/r/20210603182242.25733-3-rashmi.a@intel.com Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org> Signed-off-by: Sasha Levin <sashal@kernel.org>		2021-07-20 16:05:46 +02:00
..
allwinner
amlogic
broadcom
cadence	phy: cadence: Sierra: Fix error return code in cdns_sierra_phy_probe()	2021-06-16 12:01:45 +02:00
freescale
hisilicon
intel	phy: intel: Fix for warnings due to EMMC clock 175Mhz change in FIP	2021-07-20 16:05:46 +02:00
lantiq
marvell
mediatek
motorola
mscc
qualcomm
ralink
renesas
rockchip
samsung
socionext
st
tegra
ti
xilinx
Kconfig
Makefile
phy-core-mipi-dphy.c
phy-core.c
phy-lgm-usb.c
phy-lpc18xx-usb-otg.c
phy-pistachio-usb.c
phy-xgene.c