mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-17 00:06:52 +07:00
a82bf696aa
The status quo on i.MX6 is that if "over-current-active-high" is specified in the device tree this is configured as expected. If the property is missing polarity isn't changed and so the polarity is kept as setup by the bootloader. Reset default is active high, so active low can only be used with help by the bootloader. On i.MX7 it is similar, but there disabling of over current detection has a similar inconsistency. This patch introduces a new property that allows to explicitly configure for active low over current detection and consistently sets this up. In the absence of an explicit configuration the bit is kept as is. On i.MX7 over current detection is used unless disabled in the device tree. Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: Peter Chen <peter.chen@nxp.com>
144 lines
6.0 KiB
Plaintext
144 lines
6.0 KiB
Plaintext
* USB2 ChipIdea USB controller for ci13xxx
|
|
|
|
Required properties:
|
|
- compatible: should be one of:
|
|
"fsl,imx23-usb"
|
|
"fsl,imx27-usb"
|
|
"fsl,imx28-usb"
|
|
"fsl,imx6q-usb"
|
|
"fsl,imx6sl-usb"
|
|
"fsl,imx6sx-usb"
|
|
"fsl,imx6ul-usb"
|
|
"fsl,imx7d-usb"
|
|
"lsi,zevio-usb"
|
|
"qcom,ci-hdrc"
|
|
"chipidea,usb2"
|
|
"xlnx,zynq-usb-2.20a"
|
|
- reg: base address and length of the registers
|
|
- interrupts: interrupt for the USB controller
|
|
|
|
Recommended properies:
|
|
- phy_type: the type of the phy connected to the core. Should be one
|
|
of "utmi", "utmi_wide", "ulpi", "serial" or "hsic". Without this
|
|
property the PORTSC register won't be touched.
|
|
- dr_mode: One of "host", "peripheral" or "otg". Defaults to "otg"
|
|
|
|
Deprecated properties:
|
|
- usb-phy: phandle for the PHY device. Use "phys" instead.
|
|
- fsl,usbphy: phandle of usb phy that connects to the port. Use "phys" instead.
|
|
|
|
Optional properties:
|
|
- clocks: reference to the USB clock
|
|
- phys: reference to the USB PHY
|
|
- phy-names: should be "usb-phy"
|
|
- vbus-supply: reference to the VBUS regulator
|
|
- maximum-speed: limit the maximum connection speed to "full-speed".
|
|
- tpl-support: TPL (Targeted Peripheral List) feature for targeted hosts
|
|
- itc-setting: interrupt threshold control register control, the setting
|
|
should be aligned with ITC bits at register USBCMD.
|
|
- ahb-burst-config: it is vendor dependent, the required value should be
|
|
aligned with AHBBRST at SBUSCFG, the range is from 0x0 to 0x7. This
|
|
property is used to change AHB burst configuration, check the chipidea
|
|
spec for meaning of each value. If this property is not existed, it
|
|
will use the reset value.
|
|
- tx-burst-size-dword: it is vendor dependent, the tx burst size in dword
|
|
(4 bytes), This register represents the maximum length of a the burst
|
|
in 32-bit words while moving data from system memory to the USB
|
|
bus, the value of this property will only take effect if property
|
|
"ahb-burst-config" is set to 0, if this property is missing the reset
|
|
default of the hardware implementation will be used.
|
|
- rx-burst-size-dword: it is vendor dependent, the rx burst size in dword
|
|
(4 bytes), This register represents the maximum length of a the burst
|
|
in 32-bit words while moving data from the USB bus to system memory,
|
|
the value of this property will only take effect if property
|
|
"ahb-burst-config" is set to 0, if this property is missing the reset
|
|
default of the hardware implementation will be used.
|
|
- extcon: phandles to external connector devices. First phandle should point to
|
|
external connector, which provide "USB" cable events, the second should point
|
|
to external connector device, which provide "USB-HOST" cable events. If one
|
|
of the external connector devices is not required, empty <0> phandle should
|
|
be specified.
|
|
- phy-clkgate-delay-us: the delay time (us) between putting the PHY into
|
|
low power mode and gating the PHY clock.
|
|
- non-zero-ttctrl-ttha: after setting this property, the value of register
|
|
ttctrl.ttha will be 0x7f; if not, the value will be 0x0, this is the default
|
|
value. It needs to be very carefully for setting this property, it is
|
|
recommended that consult with your IC engineer before setting this value.
|
|
On the most of chipidea platforms, the "usage_tt" flag at RTL is 0, so this
|
|
property only affects siTD.
|
|
If this property is not set, the max packet size is 1023 bytes, and if
|
|
the total of packet size for pervious transactions are more than 256 bytes,
|
|
it can't accept any transactions within this frame. The use case is single
|
|
transaction, but higher frame rate.
|
|
If this property is set, the max packet size is 188 bytes, it can handle
|
|
more transactions than above case, it can accept transactions until it
|
|
considers the left room size within frame is less than 188 bytes, software
|
|
needs to make sure it does not send more than 90%
|
|
maximum_periodic_data_per_frame. The use case is multiple transactions, but
|
|
less frame rate.
|
|
- mux-controls: The mux control for toggling host/device output of this
|
|
controller. It's expected that a mux state of 0 indicates device mode and a
|
|
mux state of 1 indicates host mode.
|
|
- mux-control-names: Shall be "usb_switch" if mux-controls is specified.
|
|
- pinctrl-names: Names for optional pin modes in "default", "host", "device".
|
|
In case of HSIC-mode, "idle" and "active" pin modes are mandatory. In this
|
|
case, the "idle" state needs to pull down the data and strobe pin
|
|
and the "active" state needs to pull up the strobe pin.
|
|
- pinctrl-n: alternate pin modes
|
|
|
|
i.mx specific properties
|
|
- fsl,usbmisc: phandler of non-core register device, with one
|
|
argument that indicate usb controller index
|
|
- disable-over-current: disable over current detect
|
|
- over-current-active-low: over current signal polarity is active low.
|
|
- over-current-active-high: over current signal polarity is active high.
|
|
It's recommended to specify the over current polarity.
|
|
- external-vbus-divider: enables off-chip resistor divider for Vbus
|
|
|
|
Example:
|
|
|
|
usb@f7ed0000 {
|
|
compatible = "chipidea,usb2";
|
|
reg = <0xf7ed0000 0x10000>;
|
|
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&chip CLKID_USB0>;
|
|
phys = <&usb_phy0>;
|
|
phy-names = "usb-phy";
|
|
vbus-supply = <®_usb0_vbus>;
|
|
itc-setting = <0x4>; /* 4 micro-frames */
|
|
/* Incremental burst of unspecified length */
|
|
ahb-burst-config = <0x0>;
|
|
tx-burst-size-dword = <0x10>; /* 64 bytes */
|
|
rx-burst-size-dword = <0x10>;
|
|
extcon = <0>, <&usb_id>;
|
|
phy-clkgate-delay-us = <400>;
|
|
mux-controls = <&usb_switch>;
|
|
mux-control-names = "usb_switch";
|
|
};
|
|
|
|
Example for HSIC:
|
|
|
|
usb@2184400 {
|
|
compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
|
|
reg = <0x02184400 0x200>;
|
|
interrupts = <0 41 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&clks IMX6QDL_CLK_USBOH3>;
|
|
fsl,usbphy = <&usbphynop1>;
|
|
fsl,usbmisc = <&usbmisc 2>;
|
|
phy_type = "hsic";
|
|
dr_mode = "host";
|
|
ahb-burst-config = <0x0>;
|
|
tx-burst-size-dword = <0x10>;
|
|
rx-burst-size-dword = <0x10>;
|
|
pinctrl-names = "idle", "active";
|
|
pinctrl-0 = <&pinctrl_usbh2_idle>;
|
|
pinctrl-1 = <&pinctrl_usbh2_active>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
usbnet: smsc@1 {
|
|
compatible = "usb424,9730";
|
|
reg = <1>;
|
|
};
|
|
};
|