mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 05:49:33 +07:00
3a6c501e96
The sam9x60 qspi controller uses 2 clocks, one for the peripheral register access, the other for the qspi core and phy. Both are mandatory. Signed-off-by: Tudor Ambarus <tudor.ambarus@microchip.com> Reviewed-by: Boris Brezillon <bbrezillon@kernel.org> Signed-off-by: Mark Brown <broonie@kernel.org>
38 lines
1.2 KiB
Plaintext
38 lines
1.2 KiB
Plaintext
* Atmel Quad Serial Peripheral Interface (QSPI)
|
|
|
|
Required properties:
|
|
- compatible: Should be one of the following:
|
|
- "atmel,sama5d2-qspi"
|
|
- "microchip,sam9x60-qspi"
|
|
- reg: Should contain the locations and lengths of the base registers
|
|
and the mapped memory.
|
|
- reg-names: Should contain the resource reg names:
|
|
- qspi_base: configuration register address space
|
|
- qspi_mmap: memory mapped address space
|
|
- interrupts: Should contain the interrupt for the device.
|
|
- clocks: Should reference the peripheral clock and the QSPI system
|
|
clock if available.
|
|
- clock-names: Should contain "pclk" for the peripheral clock and "qspick"
|
|
for the system clock when available.
|
|
- #address-cells: Should be <1>.
|
|
- #size-cells: Should be <0>.
|
|
|
|
Example:
|
|
|
|
spi@f0020000 {
|
|
compatible = "atmel,sama5d2-qspi";
|
|
reg = <0xf0020000 0x100>, <0xd0000000 0x8000000>;
|
|
reg-names = "qspi_base", "qspi_mmap";
|
|
interrupts = <52 IRQ_TYPE_LEVEL_HIGH 7>;
|
|
clocks = <&pmc PMC_TYPE_PERIPHERAL 52>;
|
|
clock-names = "pclk";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_spi0_default>;
|
|
|
|
m25p80@0 {
|
|
...
|
|
};
|
|
};
|