mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 01:45:38 +07:00
bc20aa48bb
This code was partially based on Mark Brown's previous work. Signed-off-by: David Cohen <david.a.cohen@linux.intel.com> Link: http://lkml.kernel.org/r/1387224459-25746-4-git-send-email-david.a.cohen@linux.intel.com Signed-off-by: Fei Yang <fei.yang@intel.com> Cc: Mark F. Brown <mark.f.brown@intel.com> Cc: Kuppuswamy Sathyanarayanan <sathyanarayanan.kuppuswamy@linux.intel.com> Signed-off-by: H. Peter Anvin <hpa@linux.intel.com>
158 lines
4.5 KiB
C
158 lines
4.5 KiB
C
/*
|
|
* intel-mid.h: Intel MID specific setup code
|
|
*
|
|
* (C) Copyright 2009 Intel Corporation
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; version 2
|
|
* of the License.
|
|
*/
|
|
#ifndef _ASM_X86_INTEL_MID_H
|
|
#define _ASM_X86_INTEL_MID_H
|
|
|
|
#include <linux/sfi.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
extern int intel_mid_pci_init(void);
|
|
extern int get_gpio_by_name(const char *name);
|
|
extern void intel_scu_device_register(struct platform_device *pdev);
|
|
extern int __init sfi_parse_mrtc(struct sfi_table_header *table);
|
|
extern int __init sfi_parse_mtmr(struct sfi_table_header *table);
|
|
extern int sfi_mrtc_num;
|
|
extern struct sfi_rtc_table_entry sfi_mrtc_array[];
|
|
|
|
/*
|
|
* Here defines the array of devices platform data that IAFW would export
|
|
* through SFI "DEVS" table, we use name and type to match the device and
|
|
* its platform data.
|
|
*/
|
|
struct devs_id {
|
|
char name[SFI_NAME_LEN + 1];
|
|
u8 type;
|
|
u8 delay;
|
|
void *(*get_platform_data)(void *info);
|
|
/* Custom handler for devices */
|
|
void (*device_handler)(struct sfi_device_table_entry *pentry,
|
|
struct devs_id *dev);
|
|
};
|
|
|
|
#define sfi_device(i) \
|
|
static const struct devs_id *const __intel_mid_sfi_##i##_dev __used \
|
|
__attribute__((__section__(".x86_intel_mid_dev.init"))) = &i
|
|
|
|
/*
|
|
* Medfield is the follow-up of Moorestown, it combines two chip solution into
|
|
* one. Other than that it also added always-on and constant tsc and lapic
|
|
* timers. Medfield is the platform name, and the chip name is called Penwell
|
|
* we treat Medfield/Penwell as a variant of Moorestown. Penwell can be
|
|
* identified via MSRs.
|
|
*/
|
|
enum intel_mid_cpu_type {
|
|
/* 1 was Moorestown */
|
|
INTEL_MID_CPU_CHIP_PENWELL = 2,
|
|
INTEL_MID_CPU_CHIP_CLOVERVIEW,
|
|
INTEL_MID_CPU_CHIP_TANGIER,
|
|
};
|
|
|
|
extern enum intel_mid_cpu_type __intel_mid_cpu_chip;
|
|
|
|
/**
|
|
* struct intel_mid_ops - Interface between intel-mid & sub archs
|
|
* @arch_setup: arch_setup function to re-initialize platform
|
|
* structures (x86_init, x86_platform_init)
|
|
*
|
|
* This structure can be extended if any new interface is required
|
|
* between intel-mid & its sub arch files.
|
|
*/
|
|
struct intel_mid_ops {
|
|
void (*arch_setup)(void);
|
|
};
|
|
|
|
/* Helper API's for INTEL_MID_OPS_INIT */
|
|
#define DECLARE_INTEL_MID_OPS_INIT(cpuname, cpuid) \
|
|
[cpuid] = get_##cpuname##_ops
|
|
|
|
/* Maximum number of CPU ops */
|
|
#define MAX_CPU_OPS(a) (sizeof(a)/sizeof(void *))
|
|
|
|
/*
|
|
* For every new cpu addition, a weak get_<cpuname>_ops() function needs be
|
|
* declared in arch/x86/platform/intel_mid/intel_mid_weak_decls.h.
|
|
*/
|
|
#define INTEL_MID_OPS_INIT {\
|
|
DECLARE_INTEL_MID_OPS_INIT(penwell, INTEL_MID_CPU_CHIP_PENWELL), \
|
|
DECLARE_INTEL_MID_OPS_INIT(cloverview, INTEL_MID_CPU_CHIP_CLOVERVIEW), \
|
|
DECLARE_INTEL_MID_OPS_INIT(tangier, INTEL_MID_CPU_CHIP_TANGIER) \
|
|
};
|
|
|
|
#ifdef CONFIG_X86_INTEL_MID
|
|
|
|
static inline enum intel_mid_cpu_type intel_mid_identify_cpu(void)
|
|
{
|
|
return __intel_mid_cpu_chip;
|
|
}
|
|
|
|
static inline bool intel_mid_has_msic(void)
|
|
{
|
|
return (intel_mid_identify_cpu() == INTEL_MID_CPU_CHIP_PENWELL);
|
|
}
|
|
|
|
#else /* !CONFIG_X86_INTEL_MID */
|
|
|
|
#define intel_mid_identify_cpu() (0)
|
|
#define intel_mid_has_msic() (0)
|
|
|
|
#endif /* !CONFIG_X86_INTEL_MID */
|
|
|
|
enum intel_mid_timer_options {
|
|
INTEL_MID_TIMER_DEFAULT,
|
|
INTEL_MID_TIMER_APBT_ONLY,
|
|
INTEL_MID_TIMER_LAPIC_APBT,
|
|
};
|
|
|
|
extern enum intel_mid_timer_options intel_mid_timer_options;
|
|
|
|
/*
|
|
* Penwell uses spread spectrum clock, so the freq number is not exactly
|
|
* the same as reported by MSR based on SDM.
|
|
*/
|
|
#define FSB_FREQ_83SKU 83200
|
|
#define FSB_FREQ_100SKU 99840
|
|
#define FSB_FREQ_133SKU 133000
|
|
|
|
#define FSB_FREQ_167SKU 167000
|
|
#define FSB_FREQ_200SKU 200000
|
|
#define FSB_FREQ_267SKU 267000
|
|
#define FSB_FREQ_333SKU 333000
|
|
#define FSB_FREQ_400SKU 400000
|
|
|
|
/* Bus Select SoC Fuse value */
|
|
#define BSEL_SOC_FUSE_MASK 0x7
|
|
#define BSEL_SOC_FUSE_001 0x1 /* FSB 133MHz */
|
|
#define BSEL_SOC_FUSE_101 0x5 /* FSB 100MHz */
|
|
#define BSEL_SOC_FUSE_111 0x7 /* FSB 83MHz */
|
|
|
|
#define SFI_MTMR_MAX_NUM 8
|
|
#define SFI_MRTC_MAX 8
|
|
|
|
extern struct console early_mrst_console;
|
|
extern void mrst_early_console_init(void);
|
|
|
|
extern struct console early_hsu_console;
|
|
extern void hsu_early_console_init(const char *);
|
|
|
|
extern void intel_scu_devices_create(void);
|
|
extern void intel_scu_devices_destroy(void);
|
|
|
|
/* VRTC timer */
|
|
#define MRST_VRTC_MAP_SZ (1024)
|
|
/*#define MRST_VRTC_PGOFFSET (0xc00) */
|
|
|
|
extern void intel_mid_rtc_init(void);
|
|
|
|
/* the offset for the mapping of global gpio pin to irq */
|
|
#define INTEL_MID_IRQ_OFFSET 0x100
|
|
|
|
#endif /* _ASM_X86_INTEL_MID_H */
|