mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-25 22:25:37 +07:00
53e155f2bb
+ usual progress on cleanups
+ dsi vs EPROBE_DEFER fixes
+ msm8998 (snapdragon 835 support)
+ a540 gpu support (mesa support already landed)
+ dsi, dsi-phy support
+ mdp5 and dpu interconnect (bus/memory scaling) support
+ initial prep work for per-context pagetables (at least the parts that
don't have external dependencies like iommu/arm-smmu)
There is one more patch for fixing DSI cmd mode panels (part of a set of
patches to get things working on nexus5), but it would be conflicty with
1cff7440a8 in drm-next without rebasing or back-merge,
and since it doesn't conflict with anything in msm-next, I think it best
if Sean merges that through drm-mix-fixes instead.
(In other news, I've been making some progress w/ getting efifb working
properly on sdm850 laptop without horrible hacks, and drm/msm + clk stuff
not totally falling over when bootloader enables display and things are
already running when driver probes.. but not quite ready yet, hopefully
we can post some of that for 5.4.. should help for both the sdm835 and
sdm850 laptops.)
Signed-off-by: Dave Airlie <airlied@redhat.com>
From: Rob Clark <robdclark@gmail.com>
Link: https://patchwork.freedesktop.org/patch/msgid/CAF6AEGsj3N4XzDLSDoa+4RHZ9wXObYmhcep0M3LjnRg48BeLvg@mail.gmail.com
58 lines
1.6 KiB
C
58 lines
1.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2015, The Linux Foundation. All rights reserved.
|
|
*/
|
|
|
|
#ifndef __MSM_DSI_CFG_H__
|
|
#define __MSM_DSI_CFG_H__
|
|
|
|
#include "dsi.h"
|
|
|
|
#define MSM_DSI_VER_MAJOR_V2 0x02
|
|
#define MSM_DSI_VER_MAJOR_6G 0x03
|
|
#define MSM_DSI_6G_VER_MINOR_V1_0 0x10000000
|
|
#define MSM_DSI_6G_VER_MINOR_V1_1 0x10010000
|
|
#define MSM_DSI_6G_VER_MINOR_V1_1_1 0x10010001
|
|
#define MSM_DSI_6G_VER_MINOR_V1_2 0x10020000
|
|
#define MSM_DSI_6G_VER_MINOR_V1_3 0x10030000
|
|
#define MSM_DSI_6G_VER_MINOR_V1_3_1 0x10030001
|
|
#define MSM_DSI_6G_VER_MINOR_V1_4_1 0x10040001
|
|
#define MSM_DSI_6G_VER_MINOR_V2_2_0 0x20000000
|
|
#define MSM_DSI_6G_VER_MINOR_V2_2_1 0x20020001
|
|
|
|
#define MSM_DSI_V2_VER_MINOR_8064 0x0
|
|
|
|
#define DSI_6G_REG_SHIFT 4
|
|
|
|
struct msm_dsi_config {
|
|
u32 io_offset;
|
|
struct dsi_reg_config reg_cfg;
|
|
const char * const *bus_clk_names;
|
|
const int num_bus_clks;
|
|
const resource_size_t io_start[DSI_MAX];
|
|
const int num_dsi;
|
|
};
|
|
|
|
struct msm_dsi_host_cfg_ops {
|
|
int (*link_clk_enable)(struct msm_dsi_host *msm_host);
|
|
void (*link_clk_disable)(struct msm_dsi_host *msm_host);
|
|
int (*clk_init_ver)(struct msm_dsi_host *msm_host);
|
|
int (*tx_buf_alloc)(struct msm_dsi_host *msm_host, int size);
|
|
void* (*tx_buf_get)(struct msm_dsi_host *msm_host);
|
|
void (*tx_buf_put)(struct msm_dsi_host *msm_host);
|
|
int (*dma_base_get)(struct msm_dsi_host *msm_host, uint64_t *iova);
|
|
int (*calc_clk_rate)(struct msm_dsi_host *msm_host, bool is_dual_dsi);
|
|
};
|
|
|
|
struct msm_dsi_cfg_handler {
|
|
u32 major;
|
|
u32 minor;
|
|
const struct msm_dsi_config *cfg;
|
|
const struct msm_dsi_host_cfg_ops *ops;
|
|
};
|
|
|
|
const struct msm_dsi_cfg_handler *msm_dsi_cfg_get(u32 major, u32 minor);
|
|
|
|
#endif /* __MSM_DSI_CFG_H__ */
|
|
|