mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
a227cf4dfd
The ethsys registers a reset controller, so we need to specify a reset cell. This patch fixes the documentation. Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com> Reviewed-by: Rob Herring <robh@kernel.org> Acked-by: Stephen Boyd <sboyd@codeaurora.org>
25 lines
631 B
Plaintext
25 lines
631 B
Plaintext
Mediatek ethsys controller
|
|
============================
|
|
|
|
The Mediatek ethsys controller provides various clocks to the system.
|
|
|
|
Required Properties:
|
|
|
|
- compatible: Should be:
|
|
- "mediatek,mt2701-ethsys", "syscon"
|
|
- "mediatek,mt7622-ethsys", "syscon"
|
|
- #clock-cells: Must be 1
|
|
|
|
The ethsys controller uses the common clk binding from
|
|
Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
The available clocks are defined in dt-bindings/clock/mt*-clk.h.
|
|
|
|
Example:
|
|
|
|
ethsys: clock-controller@1b000000 {
|
|
compatible = "mediatek,mt2701-ethsys", "syscon";
|
|
reg = <0 0x1b000000 0 0x1000>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
};
|