mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 16:15:06 +07:00
f2f41c68ea
Move the base address defines of the ColdFire 54xx CPU slice timers into the 54xx specific header (m54xxsim.h). They are CPU specific, and belong with the CPU specific defines. Also make them relative to the MBAR peripheral region, making the define the absolute address. Signed-off-by: Greg Ungerer <gerg@uclinux.org>
38 lines
1.2 KiB
C
38 lines
1.2 KiB
C
/****************************************************************************/
|
|
|
|
/*
|
|
* mcfslt.h -- ColdFire internal Slice (SLT) timer support defines.
|
|
*
|
|
* (C) Copyright 2004, Greg Ungerer (gerg@snapgear.com)
|
|
* (C) Copyright 2009, Philippe De Muyter (phdm@macqel.be)
|
|
*/
|
|
|
|
/****************************************************************************/
|
|
#ifndef mcfslt_h
|
|
#define mcfslt_h
|
|
/****************************************************************************/
|
|
|
|
/*
|
|
* Define the SLT timer register set addresses.
|
|
*/
|
|
#define MCFSLT_STCNT 0x00 /* Terminal count */
|
|
#define MCFSLT_SCR 0x04 /* Control */
|
|
#define MCFSLT_SCNT 0x08 /* Current count */
|
|
#define MCFSLT_SSR 0x0C /* Status */
|
|
|
|
/*
|
|
* Bit definitions for the SCR control register.
|
|
*/
|
|
#define MCFSLT_SCR_RUN 0x04000000 /* Run mode (continuous) */
|
|
#define MCFSLT_SCR_IEN 0x02000000 /* Interrupt enable */
|
|
#define MCFSLT_SCR_TEN 0x01000000 /* Timer enable */
|
|
|
|
/*
|
|
* Bit definitions for the SSR status register.
|
|
*/
|
|
#define MCFSLT_SSR_BE 0x02000000 /* Bus error condition */
|
|
#define MCFSLT_SSR_TE 0x01000000 /* Timeout condition */
|
|
|
|
/****************************************************************************/
|
|
#endif /* mcfslt_h */
|