mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-14 13:46:50 +07:00
a1ff1ce300
- Set clk_init_data pointer inside clk_hw to NULL after registration * clk-init-destroy: clk: Overwrite clk_hw::init with NULL during clk_register() clk: sunxi: Don't call clk_hw_get_name() on a hw that isn't registered clk: ti: Don't reference clk_init_data after registration clk: qcom: Remove error prints from DFS registration rtc: sun6i: Don't reference clk_init_data after registration clk: zx296718: Don't reference clk_init_data after registration clk: milbeaut: Don't reference clk_init_data after registration clk: socfpga: deindent code to proper indentation phy: ti: am654-serdes: Don't reference clk_init_data after registration clk: sprd: Don't reference clk_init_data after registration clk: socfpga: Don't reference clk_init_data after registration clk: sirf: Don't reference clk_init_data after registration clk: qcom: Don't reference clk_init_data after registration clk: meson: axg-audio: Don't reference clk_init_data after registration clk: lochnagar: Don't reference clk_init_data after registration clk: actions: Don't reference clk_init_data after registration * clk-doc: clk: remove extra ---help--- tags in Kconfig clk: add include guard to clk-conf.h clk: Document of_parse_clkspec() some more clk: Remove extraneous 'for' word in comments * clk-imx: (32 commits) clk: imx: imx8mn: fix pll mux bit clk: imx: imx8mm: fix pll mux bit clk: imx: clk-pll14xx: unbypass PLL by default clk: imx: pll14xx: avoid glitch when set rate clk: imx: imx8mn: fix audio pll setting clk: imx8mn: Add necessary frequency support for ARM PLL table clk: imx8mn: Add missing rate_count assignment for each PLL structure clk: imx8mn: fix int pll clk gate clk: imx8mn: Add GIC clock clk: imx8mn: Fix incorrect parents clk: imx8mm: Fix incorrect parents clk: imx8mq: Fix sys3 pll references clk: imx8mq: Unregister clks when of_clk_add_provider failed clk: imx8mm: Unregister clks when of_clk_add_provider failed clk: imx8mq: Mark AHB clock as critical clk: imx8mn: Keep uart clocks on for early console clk: imx: Remove unused function statement clk: imx7ulp: Make sure earlycon's clock is enabled clk: imx8mm: Switch to platform driver clk: imx: imx8mm: fix audio pll setting ... * clk-allwinner: clk: sunxi-ng: h6: Allow I2S to change parent rate clk: sunxi-ng: v3s: add Allwinner V3 support clk: sunxi-ng: v3s: add missing clock slices for MMC2 module clocks dt-bindings: clk: sunxi-ccu: add compatible string for V3 CCU clk: sunxi-ng: v3s: add the missing PLL_DDR1 |
||
---|---|---|
.. | ||
ccu_common.c | ||
ccu_common.h | ||
ccu_div.c | ||
ccu_div.h | ||
ccu_frac.c | ||
ccu_frac.h | ||
ccu_gate.c | ||
ccu_gate.h | ||
ccu_mmc_timing.c | ||
ccu_mp.c | ||
ccu_mp.h | ||
ccu_mult.c | ||
ccu_mult.h | ||
ccu_mux.c | ||
ccu_mux.h | ||
ccu_nk.c | ||
ccu_nk.h | ||
ccu_nkm.c | ||
ccu_nkm.h | ||
ccu_nkmp.c | ||
ccu_nkmp.h | ||
ccu_nm.c | ||
ccu_nm.h | ||
ccu_phase.c | ||
ccu_phase.h | ||
ccu_reset.c | ||
ccu_reset.h | ||
ccu_sdm.c | ||
ccu_sdm.h | ||
ccu-sun4i-a10.c | ||
ccu-sun4i-a10.h | ||
ccu-sun5i.c | ||
ccu-sun5i.h | ||
ccu-sun6i-a31.c | ||
ccu-sun6i-a31.h | ||
ccu-sun8i-a23-a33.h | ||
ccu-sun8i-a23.c | ||
ccu-sun8i-a33.c | ||
ccu-sun8i-a83t.c | ||
ccu-sun8i-a83t.h | ||
ccu-sun8i-de2.c | ||
ccu-sun8i-de2.h | ||
ccu-sun8i-h3.c | ||
ccu-sun8i-h3.h | ||
ccu-sun8i-r40.c | ||
ccu-sun8i-r40.h | ||
ccu-sun8i-r.c | ||
ccu-sun8i-r.h | ||
ccu-sun8i-v3s.c | ||
ccu-sun8i-v3s.h | ||
ccu-sun9i-a80-de.c | ||
ccu-sun9i-a80-de.h | ||
ccu-sun9i-a80-usb.c | ||
ccu-sun9i-a80-usb.h | ||
ccu-sun9i-a80.c | ||
ccu-sun9i-a80.h | ||
ccu-sun50i-a64.c | ||
ccu-sun50i-a64.h | ||
ccu-sun50i-h6-r.c | ||
ccu-sun50i-h6-r.h | ||
ccu-sun50i-h6.c | ||
ccu-sun50i-h6.h | ||
ccu-suniv-f1c100s.c | ||
ccu-suniv-f1c100s.h | ||
Kconfig | ||
Makefile |