mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 14:45:04 +07:00
9952f6918d
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms and conditions of the gnu general public license version 2 as published by the free software foundation this program is distributed in the hope it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details you should have received a copy of the gnu general public license along with this program if not see http www gnu org licenses extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 228 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Reviewed-by: Steve Winslow <swinslow@gmail.com> Reviewed-by: Richard Fontana <rfontana@redhat.com> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190528171438.107155473@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
132 lines
3.3 KiB
C
132 lines
3.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Tegra host1x Register Offsets for Tegra210
|
|
*
|
|
* Copyright (c) 2015 NVIDIA Corporation.
|
|
*/
|
|
|
|
#ifndef __HOST1X_HOST1X05_HARDWARE_H
|
|
#define __HOST1X_HOST1X05_HARDWARE_H
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/bitops.h>
|
|
|
|
#include "hw_host1x05_channel.h"
|
|
#include "hw_host1x05_sync.h"
|
|
#include "hw_host1x05_uclass.h"
|
|
|
|
static inline u32 host1x_class_host_wait_syncpt(
|
|
unsigned indx, unsigned threshold)
|
|
{
|
|
return host1x_uclass_wait_syncpt_indx_f(indx)
|
|
| host1x_uclass_wait_syncpt_thresh_f(threshold);
|
|
}
|
|
|
|
static inline u32 host1x_class_host_load_syncpt_base(
|
|
unsigned indx, unsigned threshold)
|
|
{
|
|
return host1x_uclass_load_syncpt_base_base_indx_f(indx)
|
|
| host1x_uclass_load_syncpt_base_value_f(threshold);
|
|
}
|
|
|
|
static inline u32 host1x_class_host_wait_syncpt_base(
|
|
unsigned indx, unsigned base_indx, unsigned offset)
|
|
{
|
|
return host1x_uclass_wait_syncpt_base_indx_f(indx)
|
|
| host1x_uclass_wait_syncpt_base_base_indx_f(base_indx)
|
|
| host1x_uclass_wait_syncpt_base_offset_f(offset);
|
|
}
|
|
|
|
static inline u32 host1x_class_host_incr_syncpt_base(
|
|
unsigned base_indx, unsigned offset)
|
|
{
|
|
return host1x_uclass_incr_syncpt_base_base_indx_f(base_indx)
|
|
| host1x_uclass_incr_syncpt_base_offset_f(offset);
|
|
}
|
|
|
|
static inline u32 host1x_class_host_incr_syncpt(
|
|
unsigned cond, unsigned indx)
|
|
{
|
|
return host1x_uclass_incr_syncpt_cond_f(cond)
|
|
| host1x_uclass_incr_syncpt_indx_f(indx);
|
|
}
|
|
|
|
static inline u32 host1x_class_host_indoff_reg_write(
|
|
unsigned mod_id, unsigned offset, bool auto_inc)
|
|
{
|
|
u32 v = host1x_uclass_indoff_indbe_f(0xf)
|
|
| host1x_uclass_indoff_indmodid_f(mod_id)
|
|
| host1x_uclass_indoff_indroffset_f(offset);
|
|
if (auto_inc)
|
|
v |= host1x_uclass_indoff_autoinc_f(1);
|
|
return v;
|
|
}
|
|
|
|
static inline u32 host1x_class_host_indoff_reg_read(
|
|
unsigned mod_id, unsigned offset, bool auto_inc)
|
|
{
|
|
u32 v = host1x_uclass_indoff_indmodid_f(mod_id)
|
|
| host1x_uclass_indoff_indroffset_f(offset)
|
|
| host1x_uclass_indoff_rwn_read_v();
|
|
if (auto_inc)
|
|
v |= host1x_uclass_indoff_autoinc_f(1);
|
|
return v;
|
|
}
|
|
|
|
/* cdma opcodes */
|
|
static inline u32 host1x_opcode_setclass(
|
|
unsigned class_id, unsigned offset, unsigned mask)
|
|
{
|
|
return (0 << 28) | (offset << 16) | (class_id << 6) | mask;
|
|
}
|
|
|
|
static inline u32 host1x_opcode_incr(unsigned offset, unsigned count)
|
|
{
|
|
return (1 << 28) | (offset << 16) | count;
|
|
}
|
|
|
|
static inline u32 host1x_opcode_nonincr(unsigned offset, unsigned count)
|
|
{
|
|
return (2 << 28) | (offset << 16) | count;
|
|
}
|
|
|
|
static inline u32 host1x_opcode_mask(unsigned offset, unsigned mask)
|
|
{
|
|
return (3 << 28) | (offset << 16) | mask;
|
|
}
|
|
|
|
static inline u32 host1x_opcode_imm(unsigned offset, unsigned value)
|
|
{
|
|
return (4 << 28) | (offset << 16) | value;
|
|
}
|
|
|
|
static inline u32 host1x_opcode_imm_incr_syncpt(unsigned cond, unsigned indx)
|
|
{
|
|
return host1x_opcode_imm(host1x_uclass_incr_syncpt_r(),
|
|
host1x_class_host_incr_syncpt(cond, indx));
|
|
}
|
|
|
|
static inline u32 host1x_opcode_restart(unsigned address)
|
|
{
|
|
return (5 << 28) | (address >> 4);
|
|
}
|
|
|
|
static inline u32 host1x_opcode_gather(unsigned count)
|
|
{
|
|
return (6 << 28) | count;
|
|
}
|
|
|
|
static inline u32 host1x_opcode_gather_nonincr(unsigned offset, unsigned count)
|
|
{
|
|
return (6 << 28) | (offset << 16) | BIT(15) | count;
|
|
}
|
|
|
|
static inline u32 host1x_opcode_gather_incr(unsigned offset, unsigned count)
|
|
{
|
|
return (6 << 28) | (offset << 16) | BIT(15) | BIT(14) | count;
|
|
}
|
|
|
|
#define HOST1X_OPCODE_NOP host1x_opcode_nonincr(0, 0)
|
|
|
|
#endif
|