mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 14:45:11 +07:00
2617268ff9
intel_guc_fwif.h contains the subset of the GuC interface that we
will need for submission of commands through the GuC. These MUST
be kept in sync with the definitions used by the GuC firmware, and
updates to this file will (or should) be autogenerated from the
source files used to build the firmware. Editing this file is
therefore not recommended.
i915_guc_reg.h contains definitions of GuC-related hardware:
registers, bitmasks, etc. These should match the BSpec.
v2:
Files renamed & resliced per review comments by Chris Wilson
v4:
Added DON'T-EDIT-ME warning [Tom O'Rourke]
Issue: VIZ-4884
Signed-off-by: Alex Dai <yu.dai@intel.com>
Signed-off-by: Dave Gordon <david.s.gordon@intel.com>
Reviewed-by: Tom O'Rourke <Tom.O'Rourke@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
103 lines
3.6 KiB
C
103 lines
3.6 KiB
C
/*
|
|
* Copyright © 2014 Intel Corporation
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the next
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
* Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
|
|
* IN THE SOFTWARE.
|
|
*
|
|
*/
|
|
#ifndef _I915_GUC_REG_H_
|
|
#define _I915_GUC_REG_H_
|
|
|
|
/* Definitions of GuC H/W registers, bits, etc */
|
|
|
|
#define GUC_STATUS 0xc000
|
|
#define GS_BOOTROM_SHIFT 1
|
|
#define GS_BOOTROM_MASK (0x7F << GS_BOOTROM_SHIFT)
|
|
#define GS_BOOTROM_RSA_FAILED (0x50 << GS_BOOTROM_SHIFT)
|
|
#define GS_UKERNEL_SHIFT 8
|
|
#define GS_UKERNEL_MASK (0xFF << GS_UKERNEL_SHIFT)
|
|
#define GS_UKERNEL_LAPIC_DONE (0x30 << GS_UKERNEL_SHIFT)
|
|
#define GS_UKERNEL_DPC_ERROR (0x60 << GS_UKERNEL_SHIFT)
|
|
#define GS_UKERNEL_READY (0xF0 << GS_UKERNEL_SHIFT)
|
|
#define GS_MIA_SHIFT 16
|
|
#define GS_MIA_MASK (0x07 << GS_MIA_SHIFT)
|
|
|
|
#define GUC_WOPCM_SIZE 0xc050
|
|
#define GUC_WOPCM_SIZE_VALUE (0x80 << 12) /* 512KB */
|
|
#define GUC_WOPCM_OFFSET 0x80000 /* 512KB */
|
|
|
|
#define SOFT_SCRATCH(n) (0xc180 + ((n) * 4))
|
|
|
|
#define UOS_RSA_SCRATCH_0 0xc200
|
|
#define DMA_ADDR_0_LOW 0xc300
|
|
#define DMA_ADDR_0_HIGH 0xc304
|
|
#define DMA_ADDR_1_LOW 0xc308
|
|
#define DMA_ADDR_1_HIGH 0xc30c
|
|
#define DMA_ADDRESS_SPACE_WOPCM (7 << 16)
|
|
#define DMA_ADDRESS_SPACE_GTT (8 << 16)
|
|
#define DMA_COPY_SIZE 0xc310
|
|
#define DMA_CTRL 0xc314
|
|
#define UOS_MOVE (1<<4)
|
|
#define START_DMA (1<<0)
|
|
#define DMA_GUC_WOPCM_OFFSET 0xc340
|
|
|
|
#define GEN8_GT_PM_CONFIG 0x138140
|
|
#define GEN9_GT_PM_CONFIG 0x13816c
|
|
#define GEN8_GT_DOORBELL_ENABLE (1<<0)
|
|
|
|
#define GEN8_GTCR 0x4274
|
|
#define GEN8_GTCR_INVALIDATE (1<<0)
|
|
|
|
#define GUC_ARAT_C6DIS 0xA178
|
|
|
|
#define GUC_SHIM_CONTROL 0xc064
|
|
#define GUC_DISABLE_SRAM_INIT_TO_ZEROES (1<<0)
|
|
#define GUC_ENABLE_READ_CACHE_LOGIC (1<<1)
|
|
#define GUC_ENABLE_MIA_CACHING (1<<2)
|
|
#define GUC_GEN10_MSGCH_ENABLE (1<<4)
|
|
#define GUC_ENABLE_READ_CACHE_FOR_SRAM_DATA (1<<9)
|
|
#define GUC_ENABLE_READ_CACHE_FOR_WOPCM_DATA (1<<10)
|
|
#define GUC_ENABLE_MIA_CLOCK_GATING (1<<15)
|
|
#define GUC_GEN10_SHIM_WC_ENABLE (1<<21)
|
|
|
|
#define GUC_SHIM_CONTROL_VALUE (GUC_DISABLE_SRAM_INIT_TO_ZEROES | \
|
|
GUC_ENABLE_READ_CACHE_LOGIC | \
|
|
GUC_ENABLE_MIA_CACHING | \
|
|
GUC_ENABLE_READ_CACHE_FOR_SRAM_DATA | \
|
|
GUC_ENABLE_READ_CACHE_FOR_WOPCM_DATA)
|
|
|
|
#define HOST2GUC_INTERRUPT 0xc4c8
|
|
#define HOST2GUC_TRIGGER (1<<0)
|
|
|
|
#define DRBMISC1 0x1984
|
|
#define DOORBELL_ENABLE (1<<0)
|
|
|
|
#define GEN8_DRBREGL(x) (0x1000 + (x) * 8)
|
|
#define GEN8_DRB_VALID (1<<0)
|
|
#define GEN8_DRBREGU(x) (GEN8_DRBREGL(x) + 4)
|
|
|
|
#define DE_GUCRMR 0x44054
|
|
|
|
#define GUC_BCS_RCS_IER 0xC550
|
|
#define GUC_VCS2_VCS1_IER 0xC554
|
|
#define GUC_WD_VECS_IER 0xC558
|
|
#define GUC_PM_P24C_IER 0xC55C
|
|
|
|
#endif
|