mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
c3a8e1eddd
Add "micrel,rmii-reference-clock-select-25-mhz" to Micrel ethernet PHY
binding documentation.
This property is needed to properly describe some revisions of Micrel
PHYs which has the function of this configuration bit inverted so that
setting it enables 25 MHz rather than 50 MHz clock mode.
Note that a clock reference ("rmii-ref") is still needed to actually
select either mode.
Cc: devicetree@vger.kernel.org
Signed-off-by: Johan Hovold <johan@kernel.org>
Acked-by: Sascha Hauer <s.hauer@pengutronix.de>
Signed-off-by: David S. Miller <davem@davemloft.net>
38 lines
1.2 KiB
Plaintext
38 lines
1.2 KiB
Plaintext
Micrel PHY properties.
|
|
|
|
These properties cover the base properties Micrel PHYs.
|
|
|
|
Optional properties:
|
|
|
|
- micrel,led-mode : LED mode value to set for PHYs with configurable LEDs.
|
|
|
|
Configure the LED mode with single value. The list of PHYs and the
|
|
bits that are currently supported:
|
|
|
|
KSZ8001: register 0x1e, bits 15..14
|
|
KSZ8041: register 0x1e, bits 15..14
|
|
KSZ8021: register 0x1f, bits 5..4
|
|
KSZ8031: register 0x1f, bits 5..4
|
|
KSZ8051: register 0x1f, bits 5..4
|
|
KSZ8081: register 0x1f, bits 5..4
|
|
KSZ8091: register 0x1f, bits 5..4
|
|
|
|
See the respective PHY datasheet for the mode values.
|
|
|
|
- micrel,rmii-reference-clock-select-25-mhz: RMII Reference Clock Select
|
|
bit selects 25 MHz mode
|
|
|
|
Setting the RMII Reference Clock Select bit enables 25 MHz rather
|
|
than 50 MHz clock mode.
|
|
|
|
Note that this option in only needed for certain PHY revisions with a
|
|
non-standard, inverted function of this configuration bit.
|
|
Specifically, a clock reference ("rmii-ref" below) is always needed to
|
|
actually select a mode.
|
|
|
|
- clocks, clock-names: contains clocks according to the common clock bindings.
|
|
|
|
supported clocks:
|
|
- KSZ8021, KSZ8031, KSZ8081, KSZ8091: "rmii-ref": The RMII reference
|
|
input clock. Used to determine the XI input clock.
|